

Memory Mapper

Features

- Fully compatible with TTL, NMOS and CMOS devices.
- Expands 4 address lines to 12 address lines.

Designed for paged memory mapping.

■ High-current 3-state outputs.

General Description

The UM74HCT612 essentially contains a 4-line to 16-line decoder and a 16-word by 12-bit RAM. It is designed to expand a microprocessor's memory address capability by 8 bits (from 4 to 12). That is, four bits of the memory address bus can be used to select one of 16 map registers that contain 12 bits each. These 12 bits are presented to the system memory address bus along with the unused memory address bit from the CPU. By periodically reloading the mapper registers from the data bus, one can access any of the 16 pages of memory.

There are four modes of operation (read, write, map, and pass). When CS (Chip Select) is active low, through $D_0 \sim D_7$, data may be read from or written into the map register selected by the register select inputs (RS $\phi \sim$ RS3) under



When \overline{CS} is high and \overline{MM} (Map Mode Control) is active low, the map operation will output the contents of map register selected by the map address input (MA $\phi \sim$ MA3).

When $\overline{\text{CS}}$ and $\overline{\text{MM}}$ are both high (pass mode), the address bit on MA $\phi \sim$ MA3 appears at MO8 \sim MO11, respectively, with the other bits forcing low level. MO0 \sim MO7 are low.

All outputs are tri-state outputs with high current capability. The STROBE input is used to enter data into selected map register during I/O operation. Map outputs are enabled by the $\overline{\text{ME}}$ input.





Absolute Maximum Ratings*

| D.C. Supply Voltage, V _{DD} | –0.5V to 7V (respect to V _{SS}) |
|--------------------------------------|--|
| Operating Temperature | 0°C to 70°C |
| Storage Temperature | –65°C to 150°C |

Comments*

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. Characteristics

 $(T_A = 25^{\circ}C, V_{DD} = 5V)$

| Symbol | Parameter | Min. | Тур. | Max. | Unit | Condition |
|------------------|---|-------|-------|------|------|---|
| V _{DD} | Power Supply | 4.5 | 5 | 5.5 | v | Recommended |
| V _{IH} | Input High-Level Voltage | 2.0 | _ | • | V | Recommended |
| VIL | Input Low-Level Voltage | _ | | 0.8 | v | Recommended |
| V _{онр} | Output High-Level Voltage on D0 ~ D11 | 4.4 | 4.9 | _ | V | ι _{OH} = -20 μA |
| | | 3.8 | 4.0 | - | v | I _{OH} = -6.0 mA |
| V _{OHM} | Output High-Level Voltage on $MO\phi \sim MO11$ | 4.4 | 4.9 | - | v | I _{OH} = —20 µА |
| | | 3.8 | 4.3 | | v | I _{OH} = -8.0 mA |
| V _{OLD} | Output Low-Level Voltage on D0 ~ D11 | | 0.001 | 0.1 | v | Ι _{ΟL} = 20 μΑ |
| | | - | 0.3 | 0.4 | V | I _{OL} = 12 mA |
| V _{olm} | Output Low-Level Voltage on $MO\phi \sim MO11$ | _ | 0.001 | 0.1 | v | ι _{OL} = 20 μΑ |
| | | - | 0.4 | 0.5 | v | I _{OL} = 20 mA |
| I _{IN} | Input Current | - 1.0 | - | 1.0 | μΑ | $V_{IN} = 5V \sim 0V$ |
| ^I oz | OFF-State Output Current | -5 | _ | 5 | μΑ | V₀ = 3V ~ 0V |
| ^I cc | Steady Current Consumption | - | _ | 10 | μА | V _{IN} = V _{DD} or 0V, No Load. |

7-44



1000

Timing Requirement and Switching Characteristics:

| Parameter | Min. | Тур. | Max. | Unit | Condition | |
|--|------|------|------|------|---|--|
| Pulse Width of STROBE: Tsbw | 75 | - | - | ns | Recommended Value | |
| CS Setup Time: Tcssu (CS low to STROBE low) | 20 | _ | - | ns | Recommended Value | |
| R/W Setup Time: Trwsu (R/W low to STROBE low) | 20 | _ | | ns | Recommended Value | |
| RS Setup Time: <u>Trssu</u> (RS valid to STROBE low) | 20 | - | - | ns | Recommended Value | |
| DATA Setup Time: Tdasu (D0-D11 valid to STROBE high) | 75 | | - | ns | Recommended Value | |
| CS Hold Time: Tcshd (STROBE high to CS high) | 20 | _ | - | ns | Recommended Value | |
| R/W Hold Time: Trwnd (STROBE high to R/W high) | 20 | - | · | ns | Recommended Value | |
| RS <u>Hold Tim</u> e: Trshd (STROBE high to RS invalid) | 20 | - | | ns | Recommended Value | |
| DATA Hold Time: Tdahd (STROBE high to D0-D11 invalid) | 20 | | - | ns | Recommended Value | |
| RS to D0-D11: TRSDV (TpHL or TpLH) | - | 39 | 75 | ns | ns | |
| CS ↓ to D0-D11: TCLDV (TpZL or TpZH) | - | 26 | 50 | ns | Figure 1 with | |
| CS t to D0-D11, disable: TCHDZ (TpHZ or TpLZ) | _ | 38 | 65 | ns | RL = 1K, CL = 50P. Timing Diagram see Figure 6. | |
| R/W↑ to D0-D11: TWHDV (TpZL or TpZH) | - | 20 | 35 | ns | | |
| R/₩↓ to D0-D11, disable: TWLDZ (TpHZ or TpLZ) | - | 30 | 50 | ns | | |
| CS↑ to MO¢-MO11. TCHQ (TpHL or TpLH) | - | 48 | 85 | ns | · · | |
| MM↓toMO¢-MO11: TMLQ (TpHL or TpLH) | | 20 | 40 | ns | | |
| MM ↑ to MO¢-MO11: TMHQ (TpHL or TpLH) | - | 22 | 40 | ns | Figure 1 with | |
| MA to MO¢-MO11, MM = low: TAVQ1 (TpHL or TpLH) | - | 39 | 70 | ns | RL=1K; CL=50P. Timing Diagram | |
| MA to MO8-MO11, MM = high: TAVQ2 (TpHL or TpLH) | - | 13 | 30 | ns | see Figure 7. | |
| ME↓ to MO¢MO11: TELQ U.COM (TpZL or TpZH) | - | 17 | 30 | ns | | |
| ME ↑ to MO¢-ME11, disable: TEHQZ (TpHZ or TpLZ) | - | 14 | 25 | ns | | |

Note: See Figures 2, 3, 4, and 5, for definitions of TpLH, TpHL, TpHZ, TpLZ, TpZH, TpZL.



Pin Description

| Pin Name | Function Description | | | | | |
|-------------------|---|--|--|--|--|--|
| Dø-D11 | I/O connection to data and control bus is used for reading from or writing into the map register. | | | | | |
| RSØ-RS3 | Register select inputs for I/O operation. | | | | | |
| R/W | Read or write control pin is used in I/O operation. When low, data bus is used to write into register. When high, data bus is used to read from register. | | | | | |
| STROB | Strobe input is used to enter data into register. | | | | | |
| <u>CS</u> | Chip select input. When low, the Read and Write Modes are active. | | | | | |
| MA¢-MA3 | Inputs to select one of 16 registers, when in map mode. | | | | | |
| MO ¢ -MO11 | Map outputs. Present the map register contents to the system memory address bus in the map mode. When in pass mode, these outputs provide the map address data on MO8 – MO11 and low level on $MO\phi$ –MO11. | | | | | |
| MM | Map mode input. When low, the map mode is active; when high, it is pass mode. | | | | | |
| ME | Map output enable pin. When low, outputs $MO\phi-MO11$ are active. When high, these is high impedance. | | | | | |

Function Table

| <u>cs</u> | MM | R/₩ | STROBE | Operation |
|-----------|----|-----|--------|--|
| 0 | × | 0 | 0 | Write Mode, D0 ~ D7 ⇒ Selected Register. |
| 0 | × | 1 | × | Read Mode, Selected Register $\Rightarrow D\phi \sim D7$. |
| 1 | 0 | х | × | Map Mode, Register Contents \Rightarrow MO $\phi \sim$ MO11 (If $\overline{ME} = 0$). |
| 1 | 1 | x | × | Pass Mode. MA ϕ ~ MA3 ⇒ MD8 ~ MD11 and MD ϕ ~ MD7 are all low (If ME = 0). |

Parameter Measurement

3-State Output



Figure 1

7-46



Set-Up and Rise, Fall Times



Figure 2

Pulse Duration



Figure 3

Delay Times











Timing Diagram:

Read and Write Mode



Figure 6

Map and Pass Mode

