



8K×8 CMOS SRAM



Features

- Single +5 volt power supply
- Access times: 70/100/120 ns (max.)
- Current:
 - Standard version: Operating: 90 mA (max.)
Standby: 2 mA (max.)
 - Low power version: Operating: 90 mA (max.)
Standby: 100µA (max.)
- Fully static operation, no clock or refreshing required

General Description

The UM6264 is a high-speed, low-power 65,536-bit static random access memory organized as 8,192 words by 8 bits and operates on a single 5-volt power supply. It is built using UMC's high performance CMOS process.

Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures.

Pin Configuration**Block Diagram**

Pin Description

Designation	Description
$A_0 \sim A_{12}$	Address Input
WE	Write Enable
OE	Output Enable
CS ₁	Chip Select
CS ₂	Chip Select
NC	No Connection
I/O ₁ ~ I/O ₈	Data Input/Output
V _{CC}	Power Supply (+5V)
GND	Ground

Recommended DC Operating Conditions
 $(T_A = 0^\circ C \text{ to } 70^\circ C)$

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
V _{IH}	Input High Voltage	2.2	3.5	V _{CC} + 0.5V	V
V _{IL}	Input Low Voltage	-0.3	0	+0.8	V
C _L	Output Load	—	—	100	pF
TTL	Output Load	—	—	1	—

Absolute Maximum Ratings *

V _{CC} to GND	-0.5V to +7.0V
IN, IN/OUT Volt to GND	-0.5V to V _{CC} + 0.5V
Operating Temperature, T _{opr}	0°C to +70°C
Storage Temperature, T _{stg}	-55°C to +125°C
Temperature Under Bias, T _{bias}	-10°C to +85°C
Power Dissipation, P _T	1.0W/SOP 0.7W
Soldering temp. & time	260°C, 10 sec

***Comments**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Electrical Characteristics $(T_A = 0^\circ C \text{ to } +70^\circ C, V_{CC} = 5V \pm 10\%, \text{GND} = 0V)$

Symbol	Parameter	UM6264-70/ 10/12 Min. Max.		UM6264-70L/ 10L/12L Min. Max.		Unit	Test Conditions
I _{IL1}	Input Leakage Current	—	2	—	2	μA	V _{IN} = GND to V _{CC}
I _{OL1}	Output Leakage Current	—	2	—	2	μA	CS ₁ = V _{IH} or CS ₂ = V _{IL} or OE = V _{IH} or WE = V _{IL} V _{I/O} = GND to V _{CC}
I _{CC}	Active Power Supply Current	—	90	—	90	mA	CS ₁ = V _{IL} , CS ₂ = V _{IH} I _{I/O} = 0 mA
I _{CC1}	Dynamic Operating Current	—	90	—	90	mA	Min. Cycle, Duty = 100% CS ₁ = V _{IL} , CS ₂ = V _{IH} I _{I/O} = 0 mA
I _{SB}	Standby Power Supply Current	—	5	—	3	mA	CS ₁ = V _{IH} or CS ₂ = V _{IL}
I _{SB1}		—	2	—	0.1	mA	CS ₁ ≥ V _{CC} - 0.2V, CS ₂ ≥ V _{CC} - 0.2V, V _{IN} ≥ V _{CC} - 0.2V or V _{IN} ≤ 0.2V
I _{SB2}		—	2	—	0.1	mA	CS ₁ ≤ 0.2V, CS ₂ ≤ 0.2V V _{IN} ≥ V _{CC} - 0.2V or V _{IN} ≤ 0.2V
V _{OL}	Output Low Voltage	—	0.4	—	0.4	V	I _{OL} = 4 mA
V _{OH}	Output High Voltage	2.4	—	2.4	—	V	I _{OH} = -1.0 mA

Truth Table

Mode	CS₁	CS₂	OE	WE	I/O Operation	V_{CC} Current
Standby	H	X	X	X	High Z	I _{SB} , I _{SB1}
	X	L	X	X	High Z	I _{SB} , I _{SB2}
Output Disabled	L	H	H	H	High Z	I _{CC} , I _{CC1}
Read	L	H	L	H	D _{OUT}	I _{CC} , I _{CC1}
Write	L	H	X	L	D _{IN}	I _{CC} , I _{CC1}

Note: X : H or L

Capacitance (T_A = 25°C, f = 1.0 MHz)

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
C _{IN} *	Input Capacitance		6	pF	V _{IN} = 0V
C _{I/O} *	Input/Output Capacitance		8	pF	V _{I/O} = 0V

* This parameter is sampled and not 100% tested

A C Characteristics (V_{CC} = 5V ± 10%, T_A = 0°C to +70°C)

Symbol	Parameter	UM6264-70/70L Min.	UM6264-70/70L Max.	UM6264-10/10L Min.	UM6264-10/10L Max.	UM6264-12/12L Min.	UM6264-12/12L Max.	Unit
--------	-----------	-----------------------	-----------------------	-----------------------	-----------------------	-----------------------	-----------------------	------

Read Cycle

t _{RC}	Read Cycle Time	70	—	100	—	120	—	ns
t _{AA}	Address Access Time	—	70	—	100	—	120	ns
t _{ACS1}	Chip Select Access Time	CS ₁	—	70	—	100	—	120
			CS ₂	—	70	—	100	ns
t _{OE}	Output Enable to Output Valid	—	35	—	50	—	60	ns
t _{CLZ1}	Chip Selection to Output in Low Z	CS ₁	10	—	10	—	10	ns
t _{CLZ2}		CS ₂	10	—	10	—	10	ns
t _{OLZ}	Output Enable to Output in Low Z	—	5	—	5	—	5	ns
t _{CHZ1}	Chip Deselection to Output in High Z	CS ₁	0	35	0	35	0	40
t _{CHZ2}		CS ₂	0	35	0	35	0	40
t _{OHZ}	Output Disable to Output in High Z	—	0	30	0	35	0	40
t _{OH}	Output Hold from Address Change	—	10	—	10	—	10	ns


Write Cycle

t _{WC}	Write Cycle Time	70	—	100	—	120	—	ns
t _{CW}	Chip Selection to End of Write	60	—	80	—	85	—	ns
t _{AS}	Address Set-up Time	0	—	0	—	0	—	ns
t _{AW}	Address Valid to End of Write	60	—	80	—	85	—	ns
t _{WP}	Write Pulse Width	50	—	60	—	70	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	0	—	ns
t _{WHZ}	Write to Output in High Z	0	30	0	35	0	40	ns
t _{DW}	Data to Write Time Overlap	30	—	40	—	50	—	ns
t _{DH}	Data Hold from Write Time	0	—	0	—	0	—	ns
t _{OHZ}	Output Disable to Output in High Z	0	30	0	35	0	40	ns
t _{OW}	Output Active from End of Write	5	—	10	—	10	—	ns


Notes: t_{CHZ}, t_{OHZ} and t_{WHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.

Timing Waveforms (Continued)


Read Cycle 1^(1,2,4)




Read Cycle 2^(1,3,4,6)



Read Cycle 3^(1,4,7,8)




Read Cycle 4⁽¹⁾




- Notes:
1. \overline{WE} is high for READ cycle.
 2. Device is continuously selected $\overline{CS}_1 = V_{IL}$ and $CS_2 = V_{IH}$.
 3. Address valid prior to or coincident with \overline{CS}_1 transition low.
 4. $\overline{OE} = V_{IL}$.
 5. Transition is measured $\pm 500\text{mV}$ from steady state. This parameter is sampled and not 100% tested.
 6. CS_2 is high.
 7. \overline{CS}_1 is low.
 8. Address valid prior to or coincident with CS_2 transition high.

Timing Waveforms (Continued)

Write Cycle 1



Write Cycle 2⁽⁶⁾



- Notes:
1. t_{AS} is measured from the address valid to the beginning of write.
 2. A write occurs during the overlap (t_{WP}) of a low \overline{CS}_1 , a high CS_2 and a low \overline{WE} .
 3. t_{WR} is measured from the earliest of \overline{CS}_1 or \overline{WE} going high or CS_2 going low to the end of write cycle.
 4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 5. If the \overline{CS}_1 low transition or the CS_2 high transition occur simultaneously with the \overline{WE} low transition or after the \overline{WE} transition, outputs remain in a high impedance state.
 6. \overline{OE} is continuously low ($\overline{OE} = V_{IL}$).
 7. D_{OUT} is the same phase of write data of this write cycle.
 8. D_{OUT} is the read data of next address.
 9. If \overline{CS}_1 is low and CS_2 is high during this period, I/O pins are in the output state. The data input signals of opposite phase to the outputs must not be applied to I/O pins.
 10. Transition is measured $\pm 500\text{mV}$ from steady state. This parameter is sampled and not 100% tested.
 11. t_{cw} is measured from the later of \overline{CS}_1 going low or CS_2 going high to the end of write.




AC Test Conditions

For Access Time: 70ns

Input Pulse Levels	0V to 3.2V
Input Rise and Fall Times	5ns
Input and Output	
Timing Reference Levels	1.5V
Output Load	See Fig. 2, 3

For Access Times: 100/120 ns





Input Pulse Levels	0.8V to 2.2V
Input Rise and Fall Times	5ns
Input and Output	
Timing Reference Levels	1.5V
Output Load	See Fig. 1, 3






Figure 1. Output Load

Figure 2. Output Load

Figure 3. Output Load for t_{CLZ} ,
 **$t_{OLZ}, t_{CHZ}, t_{OHZ}, t_{WHZ},$
and t_{ow}**
Data Retention Characteristics ($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$; L version only)

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
V_{DR1}	V_{CC} for Data Retention	2.0	5.5	V	$\overline{CS}_1 \geq V_{CC} - 0.2V$, $CS_2 \geq V_{CC} - 0.2V$ or $CS_2 \leq 0.2V$
V_{DR2}		2.0	5.5	V	$CS_2 \leq 0.2V$
I_{CCDR1}	Data Retention Current	—	50	μA	$V_{CC} = 3.0V$, $\overline{CS}_1 \geq V_{CC} - 0.2V$ $CS_2 \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$
I_{CCDR2}		—	50	μA	$V_{CC} = 3.0V$, $CS_2 \leq 0.2V$, $\overline{CS}_1 \leq 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$
t_{CDR}	Chip Deselect to Data Retention Time	0	—	ns	See Retention Waveform
t_R	Operation Recovery Time	t_{RC}^*	—	ns	

* t_{RC} = Read Cycle Time

**Standard
SRAM**

Low V_{CC} Data Retention Waveform (1) (\overline{CS}_1 Controlled)

Low V_{CC} Data Retention Waveform (2) (\overline{CS}_2 Controlled)

Characteristic Curves


Characteristic Curves (Continued)

Standard SRAM
Ordering Information

Part No.	Access Time (ns)	Operating Current Max. (mA)	Standby Current Max. (mA)	Package
UM6264-70	70	90	2	28L DIP
UM6264-70L		90	0.1	28L DIP
UM6264M-70		90	2	28L SOP
UM6264M-70L		90	0.1	28L SOP
UM6264K-70		90	2	28L Skinny
UM6264K-70L		90	0.1	28L Skinny
UM6264-10	100	90	2	28L DIP
UM6264-10L		90	0.1	28L DIP
UM6264M-10		90	2	28L SOP
UM6264M-10L		90	0.1	28L SOP
UM6264K-10		90	2	28L Skinny
UM6264K-10L		90	0.1	28L Skinny
UM6264-12	120	90	2	28L DIP
UM6264-12L		90	0.1	28L DIP
UM6264M-12		90	2	28L SOP
UM6264M-12L		90	0.1	28L SOP
UM6264K-12		90	2	28L Skinny
UM6264K-12L		90	0.1	28L Skinny