

# 256K (32K × 8) NMOS ONE TIME PROGRAMMABLE ROM

- FAST ACCESS TIME: 170ns
- 0 to + 70°C STANDARD TEMP. RANGE
- SINGLE + 5V POWER SUPPLY
- ±10% VCC TOLERANCE AVAILABLE
- LOW STANDBY CURRENT (40mA MAX)
- TTL COMPATIBLE DURING READ AND PROGRAM
- FAST PROGRAMMING ALGORITHM
- ELECTRONIC SIGNATURE



ST27256P

#### **PIN CONNECTIONS** 281 Vcc Vpp 27 A14 A12 1 2 26 A13 ۸7 13 25 A8 ſ **A**6 24 49 45 ۵ 23 A11 đ 44 221 DE ۵3 21 A 10 ▲2 ٢ 8 20 CE A 1 ۵ ۹ 19 07 A0 110 18 06 đ٥ 00 17 0 05 112 01 16**h** 04 02 113 15 GND **[**14 03 5 - 7576

#### PIN NAMES

A0-A14	ADDRESS INPUT
CE	CHIP ENABLE INPUT
ŌE	OUTPUT ENABLE INPUT
00-07	DATA INPUT/OUTPUT

#### DESCRIPTION

The ST27256P is a 262,144-bit one time programmable read only memory (OTP ROM) It is organized as 32.768 words by 8 bits and manufactured using SGS-THOMSON' NMOS-E3 process. The ST27256P with its single +5V power supply and with an access time of 200ns, is ideal for use with high performance + 5V microprocessor such as Z8, Z80 and Z8000. The ST27256P has an important feature which is to separate the output control, Ouptut Enable ( $\overline{OE}$ ) from the Chip Enable control ( $\overline{CE}$ ). The OE control eliminates bus contention in multiple bus microprocessor systems. The ST27256P also features a standby mode which reduces the power dissipation without increasing access time. The active current is 100mA while the maximum standby current is only 40 mA, a 60% saving. The standby mode is achieved by applying a TTL-high signal to the CE input. The ST27256P enables implementation of new, advanced systems with firmware intensive architectures. The combination of the ST27256P's high density, and new advanced microprocessors having megabit addressing capability provides designers with opportunities to engineer user-friendly, high reliability, high-performance systems. The ST27256P large storage capability enables it to function as a high density software carrier. Entire operating systems, diagnostics, high-level language programs and specialized application software can reside in a ST27256P directly on a system's memory bus. This permits immediate microprocessor access and execution of software and eliminates the need for time consuming disk accesses and downloads. The ST27256P has an "Electronic Signature" that allows programmers to automatically identify device type and pinout.

# BLOCK DIAGRAM



#### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V	All Input or Output voltages with respect to ground	+6.25 to -0.6	v
VPP	Supply voltage with respect to ground	+ 14 to - 0,6	v
Tamb	Ambient temperature under bias	- 10 to + 80	°C
T <sub>stq</sub>	Storage temperature range	- 65 to +125	°C
	Voltage on pin 24 with respect to ground	+ 13.5 to - 0.6	v

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# **OPERATING MODES**

PINS	CE (20)	0E (22)	A9 (24)	A0 (10)	V <sub>PP</sub> (1)	V <sub>CC</sub> (28)	OUTPUTS (11-13, 15-19)
READ	VIL	VIL	х	х	V <sub>CC</sub>	V <sub>CC</sub>	DOUT
OUTPUT DISABLE	VIL	VIH	X	х	V <sub>CC</sub>	Vcc	HIGH Z
STANDBY	VIH	X	X	х	V <sub>CC</sub>	V <sub>CC</sub>	HIGH Z
PROGRAM	VIL	VIH	X	Х	V <sub>PP</sub>	Vcc	D <sub>IN</sub>
VERIFY	VIH	VIL	X	Х	V <sub>PP</sub>	V <sub>CC</sub>	D <sub>OUT</sub>
OPTIONAL VERIFY	VIL	VIL	X	X	V <sub>PP</sub>	V <sub>CC</sub>	DOUT
PROGRAM INHIBIT	VIH	VIH	X	Х	V <sub>PP</sub>	V <sub>CC</sub>	HIGH Z
ELECTRONIC SIGNATURE	V <sub>IL</sub> V <sub>IL</sub>	V <sub>IL</sub> V <sub>IL</sub>	V <sub>H</sub> V <sub>H</sub>	V <sub>IL</sub> V <sub>IH</sub>	V <sub>CC</sub> V <sub>CC</sub>	V <sub>CC</sub> V <sub>CC</sub>	MAN.CODES DEV.CODE

 $V_{\rm H} = 12V \pm 0.5V$ NOTE: X can be VIH or VIL



# READ OPERATION

#### DC AND AC CONDITIONS

Selection Code	– 17X/ – 20X	- 20/ - 25/ - 30
Operating Temperature Range	0 to 70°C	0 to 70°C
V <sub>CC</sub> Power Supply (1,2)	5V ±5%	5V ±10%
V <sub>PP</sub> Voltage <sup>(2)</sup>	$V_{PP} = V_{CC}$	V <sub>PP</sub> = V <sub>CC</sub>

#### DC AND OPERATING CHARACTERISTICS

				Values					
Symbol	Parameter	Test Conditions	Min.	Тур. (3)	Max.	Unit			
ILI	Input Load Current	V <sub>IN</sub> = 5.5V			10	μA			
ILO	Output Leakage Current	V <sub>OUT</sub> = 5.5V			10	μA			
Ipp1(2)	VPP Current Read Standby	V <sub>PP</sub> = 5.5V			5	mA			
ICC1(2)	V <sub>CC</sub> Current Standby	CE = VIH		20	40	mA			
ICC2(2)	V <sub>CC</sub> Current Active	$\overline{CE} = \overline{OE} = V_{IL}$ $V_{PP} = V_{CC}$		45	100	mA			
VIL	Input Low Voltage		- 0.1		+ 0.8	V			
VIH	Input High Voltage		2.0		V <sub>CC</sub> +1	V			
VOL	Output Low Voltage	I <sub>OL</sub> = 2.1 mA			0.45	V			
VOH	Output High Voltage	I <sub>OH</sub> = 400 μA	2.4			V			
V <sub>PP(2)</sub>	VPP Read Voltage	$V_{CC} = 5V \pm 0.25V$	3.8		V <sub>CC</sub>	V			

# AC CHARACTERISTICS

		V <sub>CC</sub> ± 5%	2725	6-17X	2725	6-20X					
Symbol	Parameter	V <sub>CC</sub> ± 10%			2725	56-20	2725	6-25	2725	6-30	Unit
		Test Conditions	Min	Max	Min	Max	Min	Max	Min	Max	
tACC	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{1L}$		170		200		250		300	ns
t <sub>CE</sub>	CE to Output Delay	OE = VIL		170		200		250		300	ns
tOE	OE to Output Delay	$\overline{CE} = V_{IL}$		70		75		100		120	ns
t <sub>DF(4)</sub>	OE High to Output Float	ČE = V <sub>IL</sub>		35	0	55	0	60	0	105	ns
tон	Output Hold from Address CE or OE Whichever Occurred First	CE = OE = VIL	0		0		0		0		ns

# CAPACITANCE<sup>(5)</sup> ( $T_{amb} = 25^{\circ}C, f = 1 \text{ MHz}$ )

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
CIN	Input Capacitance	V <sub>IN</sub> = 0V		4	6	рF
COUT	Output Capacitance	V <sub>OUT</sub> = 0V		8	12	pF

Notes:

V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.
V<sub>PP</sub> may be connected directly to V<sub>CC</sub> except during programming. The supply current would then be the sum of I<sub>CC</sub> and I<sub>PP1</sub>.
Typical values are for T<sub>amb</sub> = 5<sup>o</sup>C and nominal supply voltages.
This parameter is only sampled and not 100% tested. Output Float is defined as the point where data is no longer driven-see

timing diagram.

5. This parameter is only sampled and not 100% tested.



3/10

#### **READ OPERATION** (Continued)

AC TEST CONDITIONS Output Load: 100pF + 1TTL Gate Input Rise and Fall Times: ≤20ns Input Pulse Levels: 0.45 to 2.4V Timing Measurement Reference Levels: Inputs 0.8 and 2V Outputs 0.8 and 2V

#### AC TESTING INPUT/OUTPUT WAVEFORM

AC TESTING LOAD CIRCUIT





#### AC WAVEFORMS



#### Notes:

- 1. Typical values are for  $T_{amb} = 25^{\circ}C$  and nominal supply voltage.
- 2. This parameter is only sampled and not 100% tested.
- 3.  $\overline{\text{OE}}$  may be delayed up to  $t_{ACC}$   $t_{OE}$  after the falling edge  $\overline{\text{CE}}$  without impact on  $t_{ACC}$ .
- 4.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first.



### DEVICE OPERATION

The eight modes of operations of the ST27256P are listed in the Operating Modes. A single 5V power supply is required in the read mode. All inputs are TTL levels except for  $V_{PP}$  and 12V on A9 for Electronic Signature.

#### READ MODE

The ST27256P has two control function, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable (OE) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $t_{ACC}$ ) is equal to delay from CE to output ( $t_{CE}$ ). Data is available at the outputs after the falling edge of OE, assuming that CE has been low and addresses have been stable for at least  $t_{ACC}-t_{OE}$ .

#### STANDBY MODE

The ST27256P has a standby mode which reduces the maximum active power current from 100 mA to 40 mA. The ST27256P is placed in the standby mode by applying a TTL high signal to the  $\overrightarrow{CE}$  input. When in the standby mode, the outputs are in a high impedance state, independent of the  $\overrightarrow{OE}$  input.

#### TWO LINE OUTPUT CONTROL

Because OTPs are usually used in larger memory arrays, the product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:

- a) the lowest possible memory power dissipation
- b) complete assurance that output bus contention will not occur.

For the most efficient use of these two control lines, CE should be decoded and used as the primary device selecting function, while OE should be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is desired from a particular memory device.

#### SYSTEM CONSIDERATIONS

The power switching characteristics of NMOS-E3 EPROMs require careful decoupling of the devices. The supply current,  $I_{CC}$ , has three segments that are of interest to the system designer: the standby current level, the active current level, and transient current peaks that are produced by the falling and rising edges of  $\overrightarrow{CE}$ . The magnitude of this transient

current peaks is dependent on the output capacitive and inductive loading of the device. The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors. It is recommended that a 1 uF ceramic capacitor be used on every device between V<sub>CC</sub> and GND. This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a 4.7 µF bulk electrolytic capacitors should be used between V<sub>CC</sub> and GND for every eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

#### PROGRAMMING

# Caution: exceeding 13V on pin 1 ( $V_{PP}$ ) will damage the ST27256P.

When delivered, all bits of the ST27256P are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be present in the data word. The ST27256P is in the programming mode when V<sub>PP</sub> input is at 12.5V and CE and is at TTL low. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

#### FAST PROGRAMMING ALGORITHM

Fast Programming Algorithm rapidly programs ST27256P EPROMs using an efficient and reliable method suited to the production programming environment, Programming reliability is also ensured as the incremental program margin of each bytes is continually monitored to determine when it has been successfully programmed. A flowchart of the ST27256P Fast Programming Algorithm is shown on the last page. The Fast Programming Algorithm utilizes two different pulse types: initial and overprogram. The duration of the initial CE pulse (s) is one millisecond, which will then be followed by a longer overprogram pulse of length 3Xmsec. (X is an iteration counter and is equal to the number of the initial one millisecond pulses applied to a particular ST27256P location), before a correct verify occurs. Up to 25 one-millisecond pulses per byte are provided for before the over program pulse is applied. The entire sequence of program pulses and byte verifications is performed at V<sub>CC</sub> = 6V and VPP=12.5V. When the Fast Programming cycle has been completed, all bytes should be compared to the original data with  $V_{CC} = V_{PP} = 5V$ .



#### **DEVICE OPERATION** (Continued)

#### PROGRAM INHIBIT

Programming of multiple ST27256Ps in parallel with different data is also easily accomplished. Except for CE, all like inputs (including OE) of the parallel ST27256P may be common. A TTL low pulse applied to a ST27256P's CE input, with  $V_{PP}$  at 12.5V, will program that ST27256P. A high level CE input inhibits the other ST27256Ps from being programmed.

#### PROGRAM VERIFY

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with  $\overrightarrow{OE}$  at V<sub>IL</sub>,  $\overrightarrow{CE}$  at V<sub>IH</sub> and V<sub>PP</sub> at 12.5V.

#### OPTIONAL VERIFY

The optional verify may be performed instead of the verify mode. It is performed with OE at V<sub>IL</sub>, CE at V<sub>IL</sub> (as opposed to the standard verify which has CE at V<sub>IH</sub>), and V<sub>PP</sub> at 12.5V. The outputs will three-state according to the signal presented to OE. <u>Therefore</u>, all devices with V<sub>PP</sub> = 12.5V and  $\overrightarrow{OE} = V_{IL}$  will present data on the bus independent of the CE state. When parallel programming several devices which share the common bus, V<sub>PP</sub> should be lowered to V<sub>CC</sub> (= 6V) and the normal read mode used to execute a program verify.

#### ELECTRONIC SIGNATURE

The Electronic Signature mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C  $\pm$ 5°C ambient temperature range that is required when programming the ST27256P. To activate this mode, the programming equipment must force 11.5V to 12.5V on address line A9 (pin 24) of the ST27256P.

Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 (pin 10) from V<sub>IL</sub> to V<sub>IH</sub>. All other address lines must be held at V<sub>IL</sub> during Electronic Signature mode. Byte 0 (A0 = V<sub>IL</sub>) represents the manufacturer code and byte 1 (A0 = V<sub>IH</sub>) the device identifier code. For the SGS-THOMSON ST27256P, these two identifier bytes are given below.

All identifiers for manufacturer and device codes will possess odd parity, with the MSB (07) defined as the parity bit.

PINS	A0 (10)	07 (19)	O6 (18)	05 (17)	O4 (16)	O3 (15)	O2 (13)	01 (12)	00 (11)	Hex Data
MANUFACTURER CODE	VIL	0	0	1	0	0	0	0	0	20
DEVICE CODE	VIH	0	0	0	0	0	1	0	0	04

#### ELECTRONIC SIGNATURE MODE



# **PROGRAMMING OPERATION** $(T_{amb} = 25^{\circ}C \pm 5^{\circ}C, V_{CC}^{(1)} = 6V \pm 0.25V, V_{PP}^{(1)} = 12.5V \pm 0.3V$

DC AND OPERATING	CHARACTERISTIC:
------------------	-----------------

	<b>B</b>	Test Conditions		Unit		
Symbol	Parameter	(See note 1)	Min.	Тур.	Max.	
ارر ار	Input Current (All Inputs)	$V_{IN} = V_{IL}$ or $V_{IH}$			10	μA
VIL	Input Low Level (All Inputs)		-0.1		0.8	v
VIH	Input High Level		2.0		V <sub>CC</sub> +1	v
VOL	Output Low Voltage During Verify	I <sub>OL</sub> = 2.1 mA			0.45	v
Voн	Output High Voltage During Verify	I <sub>OH</sub> = -400 μA	2.4			v
I <sub>CC2</sub>	V <sub>CC</sub> Supply Current (Program & Verify)				100	mA
IPP2	VPP Supply Current (Program)	$\overline{CE} = V_{IL}$			50	mA
VID	A9 Electronic Signature Voltage		11.5		12.5	ν

#### AC CHARACTERISTICS

	Barrantan	Test Conditions			Unit	
Symbol	Parameter	(See note 1)	Min.	Тур.	Max.	
t <sub>AS</sub>	Address Setup Time		2			μS
tOES	OE Setup Time		2			μS
t <sub>DS</sub>	Data Setup Time		2			μS
t <sub>AH</sub>	Address Hold Time		0			μs
t <sub>DH</sub>	Data Hold Time		2			μs
t <sub>DFP(4)</sub>	Output Enable Output Float Delay		0		130	ns
typs	V <sub>PP</sub> Setup Time		2			μS
tvcs	V <sub>CC</sub> Setup Time		2			μS
tpw	CE Initial Program Pulse Width	(see Note 3)	0.95	1.0	1.05	ms
tOPW	CE Overprogram Pulse Width	(see Note 2)	2.85		78.75	ms
tOE	Data Valid from OE				150	ns

Notes:

V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.
The length of the overprogram pulse may vary from 2.85msec to 78.75msec as a function of the iteration counter value X.
Initial Program Pulse width tolerance is 1msec ±5%.

This parameter is only sampled and not 100% tested. Output Float is defined as the point where data is no longer driven (see timing diagram).



## **PROGRAMMING WAVEFORMS**



#### Notes:

- 1.
- 2.
- The input timing reference level is 0.8V for a V<sub>IL</sub> and 2V for a V<sub>IH</sub>. t<sub>OE</sub> and t<sub>DFP</sub> are characteristics of the device but must be accommodated by the programmer. When programming the ST27256P a 0.1µF capacitor is required across V<sub>PP</sub> and GROUND to suppress spurious voltage transients which 3. can damage the device.



# FAST PROGRAMMING FLOWCHART



# ST27256P

# **ORDERING INFORMATION**

Part Number	Access Time	Supply Voltage	Temp. Range	Package
ST27256-17XCP	170 ns	5V ± 5%	0 to + 70°C	DIP-28
ST27256-20XCP	200 ns	5V± 5%	0 to +70°C	DIP-28
ST27256-20CP	200 ns	5V ± 10%	0 to +70°C	DIP-28
ST27256-25CP	250 ns	5V ± 10%	0 to +70°C	DIP-28
ST27256-30CP	300 ns	5V ± 10%	0 to +70°C	DIP-28

# PACKAGE MECHANICAL DATA

28-PIN PLASTIC DIP

