D. DW. OR N PACKAGE (TOP VIEW)

Пз

4 П

6

1RA 2

1DY

2RA

2DY 5

3RA 🛛

VssL

3DY 🛛 7 8

SLLS148C - MAY 1990 - REVISED MARCH 1997

16 VCC

15 1RY

14 1DA

13 2RY

12 2DA

11 3RY

10 3DA

•	Meet or Exceed the Requirements of ANSI
	EIA/TIA-232-E and ITU Recommendation
	V.28

- **Very Low Power Consumption** 5 mW Typ
- Wide Driver Supply Voltage Range ±4.5 V to ±15 V
- **Driver Output Slew Rate Limited to** • 30 V/µs Max
- Receiver Input Hysteresis . . . 1000 mV Typ
- **Push-Pull Receiver Outputs**
- **On-Chip Receiver 1-µs Noise Filter**
- Functionally Interchangeable With Motorola MC145406 and Texas Instruments TL145406

description

The SN75C1406 is a low-power BiMOS device containing three independent drivers and receivers that are used to interface data terminal equipment (DTE) with data circuit-terminating equipment (DCE). This device is designed to conform to ANSI EIA/TIA-232-E. The drivers and receivers of the SN75C1406 are similar to those of the SN75C188 quadruple driver and SN75C189A quadruple receiver, respectively. The drivers have a controlled output slew rate that is limited to a maximum of 30 V/us, and the receivers have filters that reject input noise pulses shorter than 1 us. Both these features eliminate the need for external components.

The SN75C1406 is designed using low-power techniques in a BiMOS technology. In most applications, the receivers contained in these devices interface to single inputs of peripheral devices such as ACEs, UARTs, or microprocessors. By using sampling, such peripheral devices are usually insensitive to the transition times of the input signals. If this is not the case, or for other uses, it is recommended that the SN75C1406 receiver outputs be buffered by single Schmitt input gates or single gates of the HCMOS, ALS, or 74F logic families.

The SN75C1406 is characterized for operation from 0°C to 70°C.

	of publication date.	
oduction proces	of Texas Instruments at necessarily include	



SLLS148C - MAY 1990 - REVISED MARCH 1997

logic symbol



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram

Typical of each receiver



Typical of each driver





SLLS148C - MAY 1990 - REVISED MARCH 1997



schematics of inputs and outputs

All resistor values shown are nominal.



SLLS148C - MAY 1990 - REVISED MARCH 1997

absolute maximum ratings over operating free-	air temperature range (unless otherwise noted) [†]
---	---

Supply voltage, V _{DD} (see Note 1)	15 V
Supply voltage, V _{SS}	–15 V
Supply voltage, V _{CC}	
Input voltage range, VI: Driver	
Receiver	30 V to 30 V
Output voltage range, V _O : Driver	(V _{SS} – 6 V) to (V _{DD} + 6 V)
Receiver	$\dots \dots \dots \dots \dots -0.3 \text{ V to } (\text{V}_{\text{CC}} + 0.3 \text{ V})$
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A : SN75C1406	0°C to 70°C
Storage temperature range, T _{stg}	65°C to 150 °C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltages are with respect to the network ground terminal.

DISSIPATION RATING TABLE									
PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING						
D	950 mW	7.6 mW/°C	608 mW						
DW	1025 mW	8.2 mW/°C	656 mW						
N	1150 mW	9.2 mW/°C	736 mW						

recommended operating conditions

			MIN	NOM	MAX	UNIT	
Supply voltage, V _{DD}			4.5	12	15	V	
Supply voltage, V _{SS}			-4.5	-12	-15	V	
Supply voltage, V _{CC}			4.5	5	6	V	
		Driver	V _{SS} +2		V _{DD}	v	
Input voltage, VI		Receiver			±25	v	
High-level input voltage, V _{IH}			2			V	
Low-level input voltage, VIL					0.8	V	
High-level output current, IOH					-1	mA	
Low-level output current, IOL					3.2	mA	
Operating free-air temperature	, Т _А		0		70	°C	



SLLS148C - MAY 1990 - REVISED MARCH 1997

DRIVER SECTION

electrical characteristics over operating free-air temperature range, V_{DD} = 12 V, V_{SS} = –12 V, V_{CC} = 5 V \pm 10% (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS		MIN	түр†	MAX	UNIT
Val	Ligh lovel output voltogo	VIH = 0.8 V,	$R_L = 3 k\Omega_{,,}$	V _{DD} = 5 V,	$V_{SS} = -5 V$	4	4.5		V
VOH	High-level output voltage	See Figure 1		V _{DD} = 12 V,	$V_{SS} = -12 V$	10	10.8		v
Vei	Low-level output voltage	V _{IH} = 2 V,	$R_L = 3 k\Omega$,	V _{DD} = 5 V,	$V_{SS} = -5 V$		-4.4	-4	V
VOL	(see Note 2)	See Figure 1		V _{DD} = 12 V,	$V_{SS} = -12 V$		-10.7	-10	v
Чн	High-level input current	V _I = 5 V,	See Figure 2					1	μΑ
۱ _{IL}	Low-level input current	$V_{I} = 0,$	See Figure 2					-1	
IOS(H)	High-level short circuit output current [‡]	V _I = 0.8 V,	$V_{O} = 0 \text{ or } V_{SS},$	See Figure 1		-7.5	-12	-19.5	mA
IOS(L)	Low-level short circuit output current‡	V _I = 2 V,	$V_{O} = 0 \text{ or } V_{DD},$	See Figure 1		7.5	12	19.5	mA
1	Supply ourrept from V	No load,		V _{DD} = 5 V,	$V_{SS} = -5 V$		115	250	۵
IDD	Supply current from VDD	All inputs at 2	V or 0.8 V	V _{DD} = 12 V,	$V_{SS} = -12 V$		115	250	μA
	Supply current from VSS	No load,		V _{DD} = 5 V,	$V_{SS} = -5 V$		-115	-250	
ISS	Supply current from VSS	All inputs at 2	V or 0.8 V	V _{DD} = 12 V,	$V_{SS} = -12 V$		-115	-250	μA
rO	Output resistance	V _{DD} = V _{SS} = See Note 3	V _{CC} = 0,	$V_{O} = -2 V$ to	2 V,	300	400		Ω

[†] All typical values are at $T_A = 25^{\circ}C$.

[‡] Not more than one output should be shorted at a time.

NOTES: 2. The algebraic convention, where the more positive (less negative) limit is designated as maximum, is used in this data sheet for logic levels only.

3. Test conditions are those specified by EIA/TIA-232-E.

switching characteristics at T_A = 25°C, V_{DD} = 12 V, V_{SS} = –12 V, V_{CC} = 5 V \pm 10%

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t PLH	Propagation delay time, low- to high-level output§			1.2	3	μs
^t PHL	Propagation delay time, high- to low-level output§	R _L = 3 kΩ to 7 kΩ, C _L = 15 pF,		2.5	3.5	μs
^t TLH	Transition time, low- to high-level $\operatorname{output} \P$	See Figure 3	0.53	2	3.2	μs
^t THL	Transition time, high- to low-level $\operatorname{output} \P$			2	3.2	μs
^t TLH	Transition time, low- to high-level $output^{\#}$	$R_L = 3 k\Omega$ to 7 kΩ, $C_L = 2500 pF$, See Figure 3		1	2	μs
^t THL	Transition time, high- to low-level output [#]	$R_L = 3 k\Omega$ to 7 kΩ, $C_L = 2500 pF$, See Figure 3		1	2	μs
SR	Output slew rate	$R_L = 3 k\Omega$ to 7 kΩ, $C_L = 15 pF$, See Figure 3	4	10	30	V/µs

\$ tPHL and tPLH include the additional time due to on-chip slew rate and are measured at the 50% points.

¶ Measured between 10% and 90% points of output waveform

Measured between 3-V and –3-V points of output waveform (EIA/TIA-232-E conditions) with all unused inputs tied either high or low



SLLS148C - MAY 1990 - REVISED MARCH 1997

RECEIVER SECTION

electrical characteristics over operating free-air temperature range, V_{DD} = 12 V, V_{SS} = –12 V, V_{CC} = 5 V \pm 10% (unless otherwise noted)

	PARAMETER	TEST CC	ONDITIONS	MIN	түр†	MAX	UNIT	
V _{IT+}	Positive-going input threshhold voltage	See Figure 5		1.7	2	2.55	V	
VIT-	Negative-going input threshhold voltage	See Figure 5		0.65	1	1.25	V	
V _{hys}	Input hysteresis voltage (V _{IT+} –V _{IT} –)			600	1000		mV	
		$V_{I} = 0.75 V$, $I_{OH} = -20 \mu A$,	See Figure 5 and Note 4	3.5				
	Lich lovel output voltage		V _{CC} = 4.5 V	2.8	4.4		v	
VOH	High-level output voltage	V _I = 0.75 V, l _{OH} = −1 mA, See Figure 5	$V_{CC} = 5 V$	3.8	4.9			
		See Figure 5	V _{CC} = 5.5 V	4.3	5.4			
VOL	Low-level output voltage	$V_{I} = 3 V$, $I_{OL} = 3.2 mA$,	See Figure 5		0.17	0.4	V	
1	High lovel input ourrest	V _I = 2.5 V		3.6	4.6	8.3		
lΗ	High-level input current	$V_{I} = 3 V$		0.43	0.55	1	mA	
l	Low-level input current	$V_{I} = -2.5 V$		-3.6	-5	-8.3	mA	
ΙL	Low-level input current	$V_{I} = -3 V$		-0.43	-0.55	-1		
IOS(H)	High-level short-circuit output current	$V_{I} = 0.75 V, \qquad V_{O} = 0,$	See Figure 4		-8	-15	mA	
IOS(L)	Low-level short-circuit output current	$V_I = V_{CC}, \qquad V_O = V_{CC},$	See Figure 4		13	25	mA	
100		No load,	$V_{DD} = 5 V$, $V_{SS} = -5 V$		320	450		
lcc	Supply current from V_{CC}	All inputs at 0 or 5 V	$V_{DD} = 12 V$, $V_{SS} = -12 V$		320	450	μA	

[†] All typical values are at $T_A = 25^{\circ}C$.

NOTE 4: If the inputs are left unconnected, the receiver interprets this as an input low and the receiver outputs will remain in the high state.

switching characteristics at T_A = 25°C, V_{DD} = 12 V, V_{SS} = –12 V, V_{CC} = 5 V \pm 10% (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t PLH	Propagation delay time, low- to high-level output			3	4	μs
^t PHL	Propagation delay time, high- to low-level output	$C_{L} = 50 \text{ pF}, R_{L} = 5 \text{ k}\Omega,$		3	4	μs
^t TLH	Transition time, low- to high-level output‡	See Figure 6		300	450	ns
^t THL	Transition time, high- to low-level output [‡]			100	300	ns
t _{w(N)}	Duration of longest pulse rejected as noise§	$C_{L} = 50 \text{ pF}, R_{L} = 5 \text{ k}\Omega$	1		4	μs

[‡] Measured between 10% and 90% points of output waveform

\$ The receiver ignores any positive- or negative-going pulse that is less than the minimum value of $t_{w(N)}$ and accepts any positive- or negative-going pulse greater than the maximum of $t_{w(N)}$.



SLLS148C - MAY 1990 - REVISED MARCH 1997

PARAMETER MEASUREMENT INFORMATION







Figure 2. Driver Test Circuit, IIL, IIH



TEST CIRCUIT

VOLTAGE WAVEFORMS

NOTES: A. The pulse generator has the following characteristics: $t_W = 25 \ \mu s$, PRR = 20 kHz, $Z_O = 50 \ \Omega$, $t_f = t_f < 50 \ ns$. B. CL includes probe and jig capacitance.

Figure 3. Driver Test Circuit and Voltage Waveforms



Figure 4. Receiver Test Circuit, IOS(H), IOS(L)



Figure 5. Receiver Test Circuit, V_{IT}, V_{OL}, V_{OH}



SLLS148C – MAY 1990 – REVISED MARCH 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. The pulse generator has the following characteristics: t_w = 25 μs, PRR = 20 kHz, Z_O = 50 Ω, t_r = t_f < 50 ns.
B. C_L includes probe and jig capacitance.

Figure 6. Receiver Test Circuit and Voltage Waveforms

APPLICATION INFORMATION

The EIA/TIA-232-E specification is for data interchange between a host computer and a peripheral at signaling rates up to 20 kbps. Many EIA/TIA-232-E devices will operate at higher data rates with lower capacitive loads (short cables). For reliable operation at greater than 20 kbps, the designer needs to have control of both ends of the cable. By mixing different types of EIA/TIA-232-E devices and cable lengths, errors can occur at higher frequencies (above 20 kbps). When operating within the EIA/TIA-232-E requirements of less than 20 kbps and with compliant line circuits, interoperability is assured. For applications operating above 20 kbps, the design engineer should consider devices and system designs that meet the EIA/TIA-423-B requirements.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated