8-Bit Two-Stage Pipelined Register/Latch SN54/74LS548 SN54/74LS549

Feature/Benefits

- Two 8-bit high-speed registers/latches
- Faster than other LS-TTL registers/latches
- Three-state outputs drive bus lines
- 24-pin SKINNYDIP® saves space
- 8-bit data path matches byte boundaries
- Multiplexer selects either rank at input/output
- Output can drive bus directly: I_{OL} 32 mA (com), 24 mA (mil)
- Registers/latches configurable for nose-to-tail or side-byside operation
- Individual clock/gate enables for each rank

Applications

- Registers for pipelined arithmetic units or digital signal processors
- Bus monitor for popular 8-bit microprocessors to restart instructions upon virtual memory page fault
- Video display character/attribute pipelined registers
- Sequence/state generator for systems: dual-rank registers/ latches allow storing a backup previous state for redundancy, or diagnostics
- Two-stage buffer for pipelined interfacing input/output

Description

The 54/74LS548 and 54/74LS549 contain a pair of high-speed 8-bit registers ('LS548) or latches ('LS549) which perform various pipeline storage functions. Two control pins govern a pair of internal multiplexers, as shown in the block diagrams; using these, several useful data paths can be configured. The input selection multiplexer determines the source of data to the second register/latch, as controlled by the INSEL line. In this way, data from either the D7-D0 inputs, or the outputs of the first register/ latch, are stored in the second register/latch. The output selection multiplexer determines the source of data that will be sent to the outputs Y7-Y0. This multiplexer is controlled by the OUTSEL line, and allows either the first or second register/latch data to be output. The outputs are fully buffered, provide high-drive current, and allow three-state control through the $\overrightarrow{\text{OE}}$ line.

Ordering Information

PART NUMBER	PKG	ТЕМР	ТҮРЕ	POWER
SN54LS548	JS,W,L(28)	Mil	Register	LS
SN74LS548	NS,JS,NL(28)	Com	Register	LS
SN54LS549	JS,W,L(28)	Mil	Latch	LS
SN74LS549	NS,JS,NL(28)	Com	Latch	LS

The arrangement of registers/latches within the 'LS548/'LS549 can be thought of a two 8-bit storage ranks, rank 1 and rank 2. The 'LS548 has a common clock line CK, and separate clock enables CKE1 and CKE2 for rank 1 and rank 2 respectively. In contrast, the 'LS549 operates as a flow-through latch, and has separate latch enables $\overline{G1}$ and $\overline{G2}$ for each rank, as well as a common latch-enable input G.

In the 'LS548, data present at the D7-D0 inputs are stored in rank 1 on the positive edge of CK, if CKE1 has been previously asserted. Data for rank 2 are stored similarly, if CKE2 is asserted prior to the clock. In the 'LS549, data pass through the latches when the latch controls ($\overline{G1}$ or $\overline{G2}$) for either rank are enabled simultaneously with the common latch enable G. Data remain in a rank when the latch controls are disabled, or 'unasserted'.

The clock/gate control lines are used with the INSEL and OUT-SEL controls for flexible data storage and movement operations. Two representative examples are shown in Figure 1 (a) and 1 (b). The first example is a classical 2-stage pipelined register, or 'nose-to-tail' configuration. Data at D7-D0 are first stored in rank 1, then stored in rank 2 on the next clock/gate. If the clock/gate enable for either rank becomes unasserted, then the previouslystored data are simply retained. In the second example, data at D7-D0 are stored in either or both ranks if the respective clock/gate enable signals are asserted. In this 'side-by-side' configuration, data sent to the Y7-Y0 outputs are selected from either rank 1 or rank 2, under control of the OUTSEL line.

SKINNYDIP® is a registered trademark of Monolithic Memories

TWX: 910-338-2376 70-9700 TWX: 910-338-2374





Pin Configurations

Monolithic

Function Table Nomenclature **Description**

Rank 1-Q or Rank 2-Q = Data available at the internal flipflop/latch outputs for the 8 rank 1 or rank 2 registers/latches respectively.

- D = Data at the D0-D7 input pins.
- Y = Data at the Y0-Y7 output pins.
- X = H or L state irrelevant ("don't care" conditions)
- Q₀ = Previous states of the internal register/latch data are retained.
- Z = Indicates that the Y0-Y7 outputs are in high-impedance state.
- INSEL = Input select mux control pin; determines the source of input data for rank 2.

INSEL	RANK 2 INPUT
L	Rank 1
Н	D

OUTSEL = Output select mux control pin; selects either rank 1 or rank 2 for output.

OUTSEL	OUTPUT
L	Rank 2
Н	Rank 1

OE = Output enable pin.

ŌE	OUTPUT
L	Rank 1 or Rank 2
н	Hi-Z

- t = Positive edge of CK causes clocking, if clocking is enabled.
- CK = The common clock line for the 54/74LS548.
- CKE1/CKE2 = Clock enable line for the rank 1/ rank 2 register in the 54/74LS548.

СК	CKE1	CKE2	RANK 1	RANK 2
L or H or↓	X	x	Disabled	Disabled
t	L	L	Enabled	Enabled
t	L	н	Enabled	Disabled
t	н	L	Disabled	Enabled
х	н	н	Disabled	Disabled

G = The common latch control line for the 54/74LS549.

G1/G2 = Latch enable line for the rank 1/ rank 2 latch in the 54/74LS549.

G	G1	G2	RANK 1	RANK 2
L	L	L	Enabled (Flush)	Enabled (Flush)
L	L	н	Enabled (Flush)	Disabled (Freeze)
L	н	L	Disabled (Freeze)	Enabled (Flush)
L	н	н	Disabled (Freeze)	Disabled (Freeze)
н	x	х	Enabled (Flush)	Enabled (Flush)

'LS548 Function Table

СК	CKE1	RANK 1	CKE2	INSEL	RANK 2
L or H or ↓	х	Q0	x	x	Q0
t	н	Q0	н	x	Q0
t	L.	D	н	x	Q0
t	L.	D	L	L	Rank 1-Q
t	L.	D	L	н	D
t	н	Q0	L	L	Rank 1-Q
1	н	QO	L	н	D

'LS549 Function Table

G	ធា	RANK 1	G2	INSEL	RANK 2
L	L	D	L	L	Rank 1-Q
L	L	D	L	н	D
L	L	D	н	x	Q0
L	н	Q0	L	L	Rank 1-Q
L	н	Q0	L	н	D
L	н	QO	Н	x	Q0
н	х	D	х	L	Rank 1-Q
н	X	D	Х	н	D

'LS548/549 Output Function Table

OUTSEL	ŌE	Y
L	L	Rank 2-Q
н	L	Rank 1-Q
X	н	Hi-Z

13

Logic Diagram



Logic Diagram



54/74LS549 Pipelined Latch

Monolithic

Pin Configurations



IEEE Symbols



Absolute Maximum Ratings

Supply voltage V _{CC}	-0.5 V to 7 V
Input voltage	
Off-state output voltage	-0.5 V to 5.5 V
Storage temperature	65° C to +150° C

Operating Conditions

SYMBOL	PA	PARAMETER					RY MAX	COI MIN	MER TYP		UNIT
Vcc	Supply voltage				4.5	5	5.5	4.75	5	5.25	V
TA	Operating free-air tempera	ature			-55		125	0		75	°C
		Link	'LS548	СК	15			11			ns
	High		'LS549	G	15						115
tw	Width of CK, G, $\overline{G1}$, $\overline{G2}$		'LS548	СК	15			11			
		Low	'LS548	G1, G2	18			16			ns
			'LS548	СК	201 151						
t _{su}	Setup time for Data			G	10			61			ns
		'LS549		G1, G2	171		41			7	
			'LS548	СК	Ot			01		_	
t _h	Hold time for Data			G	12			10			ns
			LS549	G1, G2	51			5]
t _{su-CKEX}	Setup time for clock enab	les CKE1,	CKE2 ('LS548 d	only)	151			101			ns
th-CKEX	Hold time for clock enable			81			51			ns	
t _{su-INSEL}	Setup time for INSEL ¹				30			25			ns
th-INSEL	Hold time for INSEL ²	'LS548 CK 'LS549 G 'LS549 G ime for clock enables CKE1, CKE2 ('LS548 only) me for clock enable CKE1, CKE2, ('LS548 only) ime for lock enable CKE1, CKE2, ('LS548 only) ime for INSEL1 CKE1, CKE2, ('LS548 only)			0			0			ns

NOTES: 1. This is the minimum setup time needed for INSEL prior to the rising edge of the clock/GX, and to the falling edge of the G, to ensure data transfer to rank 2.

2. This is the minimum hold time needed for INSEL after the rising edge of the clock/GX, and to the falling edge of the G, to ensure data transfer to rank 2.

for the low-to-high transitions,

for the high-to-low transitions.

SYMBOL	PARAME	TER	TEST C	ONDITIONS		.ITARY FYP MAX		UNIT	
VIL	Low-level input v	oltage				0.8		0.8	V
VIH	High-level input	voltage			2.0		2.0		V
VIC	Input clamp volta	ige	V _{CC} = MIN	l _l = –18 mA		-1.5		-1.5	V
			V _{CC} = MAX	D or Y		-250		-250	
۱L	Low-level input c	urrent	V _I = 0.4 V	All others		-400		-400	- μΑ
Чн	High-level input	current	V _{CC} = MAX	V _I = 2.7 V	1	20		20	μA
IJ	Maximum input current	D or Y All others	V _{CC} = MIN	V _I = 5.5 V V _I = 7 V		0.1		0.1	mA
VOL	Low-level output	voltage	V _{CC} = MIN V _{IL} = MAX	I _{OL} = 32 mA		· · · · · · · · · · · ·		0.35 0.5	- v
·OL		, energe	V _{IH} = 2V	I _{OL} = 24 mA		0.5			
v _{он}	High-level output	voltage	V _{CC} = MIN V _{IL} = MAX	I _{OH} = -1 mA	2.4	3.4			- v
чон		vonage	$V_{IH} = 2V$	I _{OH} = -2.6 mA			2.4	3.1	
lozl	0.4 01-1		V _{CC} = MAX	V _O = 0.4 V		-20		-20	
lozh	Off-State output o	urrent	V _{IL} = MAX V _{IH} = 2V	V _O = 2.7 V		20		20	- μΑ
los	Output short-circi	uit current*	V _{CC} = MAX		-30	-130	-30	-130	mA
1	Current Current		V _{CC} = MAX	'LS548		150		150	
'cc	Supply Current		Outputs open	'LS549		160		160	- mA

Electrical Characteristics Over Operating Conditions

* Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

Switching Characteristics $v_{CC} = 5 v$, $T_A = 25^{\circ}C$

SYMBOL	PARAMETER	TEST CONDITIONS (See Test Load/Waveforms)	'LS: MIN	'LS548 MIN MAX		'LS549 MIN MAX	
f _{MAX}	Maximum clock frequency		50			<u>_</u>	MHz
^t PLH ^{/t} PHL	CK, G1, or G2 to output delay	C _L = 45 pF, R _L = 280 Ω OE = L		18		22	ns
^t PLH ^{/t} PHL	G to output delay ('LS549)					23	ns
^t PLH ^{/t} PHL	Data D to output delay ('LS549)					16	ns
^t PLH ^{/t} PHL	Output multiplexer control OUTSEL to output delay			20		20	ns
^t PZL ^{/t} PZH	Output enable delay	$C_L = 45 pF, R_L = 280 \Omega$		18		18	ns
^t PLZ ^{/t} PHZ	Output disable delay	$C_{L} = 5 pF, R_{L} = 280 \Omega$		15		15	ns

Switching Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS (See Test Load/Waveforms)	MIL		cc		
			'LS548 MIN MAX	'LS549 MIN MAX	'LS548 MIN MAX	'LS549 MIN MAX	UNIT
^f MAX	Maximum clock frequency		33		45		MHz
^t PLH ^{/t} PHL	CK, G1 or G2 to output delay		25	26	20	24	ns
tPLH/tPHL	G to output delay ('LS549)	C _L = 45 pF		28		25	ns
^t PLH ^{/t} PHL	Data D to output delay ('LS549)	R _L = 280 Ω OE = L		24		18	ns
^t PLH ^{/t} PHL	Output multiplexer control OUTSEL to output delay		27	27	22	22	ns
^t PZL ^{/t} PZH	Output enable delay	C _L = 45 pF R _L = 280 Ω	23	23	20	20	ns
^t PLZ ^{/t} PHZ	Output disable delay	C _L = 5 pF R _L = 280 Ω	20	20	17	17	ns

13

Test Waveforms



Monolithic

Standard Test Load



Load Circuit for Three-state Outputs



'LS548/549 Enable and Disable

* The "TEST POINT" is driven by the output under test, and observed by instrumentation.

- Notes: A. CL includes probe and jig capacitance.
 - B. All diodes are 1N916 or 1N3064.
 - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - D. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
 - E. All input pulses are supplied by generators having the following characteristics: PRR \le 1 MHz. Z_{OUT} = 50 Ω and t_R = 15 ns t_F \le 6 ns.
 - F. When measuring propagation delay times of three-state outputs, switches S1 and S2 are closed.

13