

# DUAL MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS

Each multivibrator of the LS221 features a negative-transition-triggered input and a positive-transition-triggered input either of which can be used as an inhibit input.

Pulse triggering occurs at a voltage level and is not related to the transition time of the input pulse. Schmitt-trigger input circuitry for B input allows jitter-free triggering for inputs as slow as 1 volt/second, providing the circuit with excellent noise immunity. A high immunity to V<sub>CC</sub> noise is also provided by internal latching circuitry.

Once triggered, the outputs are independent of further transitions of the inputs and are a function of the timing components. The output pulses can be terminated by the overriding clear. Input pulse width may be of any duration relative to the output pulse width. Output pulse width may be varied from 35 nanoseconds to a maximum of 70 s by choosing appropriate timing components. With  $R_{\mbox{ext}}=2.0~\mbox{k}\Omega$  and  $C_{\mbox{ext}}=0$ , a typical output pulse of 30 nanoseconds is achieved. Output rise and fall times are independent of pulse length.

Pulse width stability is achieved through internal compensation and is virtually independent of V<sub>CC</sub> and temperature. In most applications, pulse stability will only be limited by the accuracy of external timing components.


Jitter-free operation is maintained over the full temperature and  $V_{CC}$  ranges for greater than six decades of timing capacitance (10 pF to 10  $\mu F$ ), and greater than one decade of timing resistance (2.0 to 70 k $\Omega$  for the SN54LS221, and 2.0 to 100 k $\Omega$  for the SN74LS221). Pulse width is defined by the relationship:  $t_W(\text{out}) = C_{ext}R_{ext} \ln 2.0 \approx 0.7 \, C_{ext}\,R_{ext};$  where  $t_W$  is in ns if  $C_{ext}$  is in pF and  $R_{ext}$  is in k $\Omega$ . If pulse cutoff is not critical, capacitance up to 1000  $\mu F$  and resistance as low as 1.4 k $\Omega$  may be used. The range of jitter-free pulse widths is extended if  $V_{CC}$  is 5.0 V and 25°C temperature.

- SN54LS221 and SN74LS221 is a Dual Highly Stable One-Shot
- Overriding Clear Terminates Output Pulse
- Pin Out is Identical to SN54/74LS123

## SN54/74LS221

## DUAL MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS

LOW POWER SCHOTTKY



J SUFFIX CERAMIC CASE 620-09



N SUFFIX PLASTIC CASE 648-08





D SUFFIX SOIC CASE 751B-03

## **ORDERING INFORMATION**

SN54LSXXXJ Ceramic SN74LSXXXN Plastic SN74LSXXXD SOIC

#### (TOP VIEW)





positive logic: Low input to clear resets Q low and Q high regardless of dc levels at A or B inputs.

## FUNCTION TABLE (EACH MONOSTABLE)

INP	UTS	OUT	PUTS	
CLEAR	Α	В	Q	Q
L	Χ	Х	L	Н
Х	Н	X	L	Н
Х	Χ	L	L	Н
Н	L	1	▎▁┖	7
Н	↓	Н	厂	-Ū-
*↑	L	Н		7

\*See operational notes — Pulse Trigger Modes

TYPE	TYPICAL POWER	MAXIMUM OUTPUT PULSE
SN54LS221	DISSIPATION 23 mW	<b>LENGTH</b> 49 s
SN74LS221	23 mW	70 s

#### **OPERATIONAL NOTES**

Once in the pulse trigger mode, the output pulse width is determined by  $t_W = R_{ext}C_{ext}In2$ , as long as  $R_{ext}$  and  $C_{ext}$  are within their minimum and maximum valves and the duty cycle is less than 50%. This pulse width is essentially independent of VCC and temperature variations. Output pulse widths varies typically no more than  $\pm 0.5\%$  from device to device.

If the duty cycle, defined as being  $100 \cdot \frac{t_W}{T}$  where T is the period of the input pulse, rises above 50%, the output pulse width will become shorter. If the duty cycle varies between low and high valves, this causes the output pulse width to vary in length, or jitter. To reduce jitter to a minimum, Rext should be as large as possible. (Jitter is independent of  $C_{ext}$ ). With Rext = 100K, jitter is not appreciable until the duty cycle approaches 90%.

Although the LS221 is pin-for-pin compatible with the LS123, it should be remembered that they are not functionally identical. The LS123 is retriggerable so that the output is dependent upon the input transitions once it is high. This is not the case for the LS221. Also note that it is recommended to externally ground the LS123 Cext pin. However, this cannot be done on the LS221.

The SN54LS/74LS221 is a dual, monolithic, non-retriggerable, high-stability one shot. The output pulse width, twy can be varied over 9 decades of timing by proper selection of the external timing components, Rext and Cext.

Pulse triggering occurs at a voltage level and is, therefore, independent of the input slew rate. Although all three inputs have this Schmitt-trigger effect, only the B input should be used for very long transition triggers (≥1.0 µV/s). High immunity to VCC noise (typically 1.5 V) is achieved by internal latching circuitry. However, standard VCC bypassing is strongly recommended.

The LS221 has four basic modes of operation.

Clear Mode: If the clear input is held low, irregardless of

the previous output state and other input

states, the Q output is low.

Inhibit Mode: If either the A input is high or the B input is

low, once the Q output goes low, it cannot be

retriggered by other inputs.

Pulse Trigger Mode:

A transition of the A or B inputs as indicated in the functional truth table will trigger the Q output to go high for a duration determined

by the tw equation described above; Q will go low for a corresponding length of time.

The Clear input may also be used to trigger an output pulse, but special logic preconditioning on the A or B inputs must be done as

follows:

Following any output triggering action using the A or B inputs, the A input must be set high OR the B input must be set low to allow Clear to be used as a trigger. Inputs should then be set up per the truth table (without triggering the output) to allow Clear to be used a trigger for the

output pulse.

If the Clear pin is routinely being used to trigger the output pulse, the A or B inputs must be toggled as described above before and between each Clear trigger

event.

Once triggered, as long as the output remains high, all input transitions (except

overriding Clear) are ignored.

Overriding

Clear Mode: If the Q output is high, it may be forced low

by bringing the clear input low.

## **GUARANTEED OPERATING RANGES**

Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T <sub>A</sub>	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
IOH	Output Current — High	54, 74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

		Limits							
Symbol	Parameter		Min	Тур	Max	Unit	Test Conditions		
V <sub>T+</sub>	Positive-Going Threshold Voltage at C Input			1.0	2.0	V	V <sub>CC</sub> = MIN		
V <sub>T</sub> _	Negative-Going Threshold	54	0.7	0.8		V	V <sub>CC</sub> = MIN		
V I –	Voltage at C Input	74	0.7	0.8		V	ACC = IMILA		
V <sub>T+</sub>	Positive-Going Threshold Voltage at B Input			1.0	2.0	V	V <sub>CC</sub> = MIN		
\/_	Negative-Going Threshold	54	0.7	0.9		V	\/ MINI		
V <sub>T</sub> –	Voltage at B Input	74	0.8	0.9		V	V <sub>CC</sub> = MIN		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for A Input		
V.,	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for		
V <sub>IL</sub>	Imput LOW Voltage	74			0.8	V	A Input		
VIK	Input Clamp Voltage	_			-1.5	V	$V_{CC} = MIN$ , $I_{IN} = -18 \text{ mA}$		
<sup>∨</sup> он	Output HIGH Voltage	54	2.5	3.4		V	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX		
VОН	Output The Tr voltage	74	2.7	3.4		V	VCC = WIIN, IOH	- W/A/A	
VOL	Output LOW Voltage	54		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	V <sub>CC</sub> = MIN	
VOL	Output 2017 Voltage	74		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA	VCC = 141114	
Iн	Input HIGH Current				20	μΑ	$V_{CC} = MAX, V_{IN}$	= 2.7 V	
IΠ	Input The Troutent				0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0 V		
IIL	Input LOW Current Input A Input B Clear				-0.4 -0.8 -0.8	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V		
los	Short Circuit Current (Note 1)	)	-20		-100	mA	V <sub>CC</sub> = MAX		
Icc	Power Supply Current Quiescent			4.7	11	mA	V <sub>CC</sub> = MAX		
	Triggered			19	27				

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

## AC CHARACTERISTICS ( $V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}$ )

	From	То	Limits		Limits				
Symbol	(Input)	(Output)	Min	Тур	Max	Unit	Test Conditions		
	А	Q		45	70				
<sup>t</sup> PLH	В	Q		35	55	ns			
	А	Q		50	80			C	
<sup>t</sup> PHL	В	Q		40	65	ns		$C_{\text{ext}} = 80 \text{ pF}, R_{\text{ext}} = 2.0 \Omega$	
tPHL	Clear	Q		35	55	ns	C <sub>L</sub> = 15 pF,		
tPLH	Clear	Q		44	65	ns	See Figure 1		
			70	120	150			$C_{\text{ext}}$ = 80 pF, $R_{\text{ext}}$ = 2.0 $\Omega$	
	A or B	Q or Q	20	47	70	ns		$C_{\text{ext}} = 0$ , $R_{\text{ext}} = 2.0 \text{ k}\Omega$	
<sup>t</sup> W(out)	AOFB	Q OF Q	600	670	750			$C_{\text{ext}}$ = 100 pF, $R_{\text{ext}}$ = 10 k $\Omega$	
			6.0	6.9	7.5	ms		$C_{\text{ext}} = 1.0 \mu\text{F},  R_{\text{ext}} = 10 \text{k}\Omega$	

## AC SETUP REQUIREMENTS ( $V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}$ )

			Limits			
Symbol	Parameter	Min	Тур	Max	Unit	
	Rate of Rise or Fall of Input Pulse					
dv/dt	Schmitt, B		1.0			V/s
	Logic Input	Logic Input, A				V/μs
	Input Pulse Width					
t₩	A or B, t <sub>W(i</sub>	A or B, t <sub>W(in)</sub> Clear, t <sub>W</sub> (clear)				ns
	Clear, t <sub>W</sub> (c					
t <sub>S</sub>	Clear-Inactive-State Setup Time		15			ns
D	Futernal Timing Registeres	54	1.4		70	ko
R <sub>ext</sub>	External Timing Resistance	74	1.4		100	kΩ
C <sub>ext</sub>	External Timing Capacitance		0		1000	μF
	Output Duty Cycle					
	$RT = 2.0 \text{ k}\Omega$				50	%
	$R_T = MAX$	R <sub>ext</sub>			90	

### **AC WAVEFORMS**







Figure 1



### Case 648-08 N Suffix 16-Pin Plastic





- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
  DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
  MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- PER SIDE. 751B-01 IS OBSOLETE, NEW STANDARD 751B-03.

	MILLIM	ETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	9.80	10.00	0.386	0.393	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	BSC	0.050 BSC		
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
М	0°	7°	0°	7°	
P	5.80	6.20	0.229	0.244	
R	0.25	0.50	0.010	0.019	

#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH.
  DIMENSION "L" TO CENTER OF LEADS WHEN
  FORMED PARALLEL.
- DIMENSION "B" DOES NOT INCLUDE MOLD
- ROUNDED CORNERS OPTIONAL. 648-01 THRU -07 OBSOLETE, NEW STANDARD

	MILLIM	ETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	18.80	19.55	0.740	0.770	
В	6.35	6.85	0.250	0.270	
С	3.69	4.44	0.145	0.175	
D	0.39	0.53	0.015	0.021	
F	1.02	1.77	0.040	0.070	
G	2.54	BSC	0.100 BSC		
Н	1.27	BSC	0.050 BSC		
J	0.21	0.38	0.008	0.015	
K	2.80	3.30	0.110	0.130	
L	7.50	7.74	0.295	0.305	
M	0°	10°	0°	10°	
S	0.51	1.01	0.020	0.040	

- OTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: INCH.

  3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.

  4. DIM F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.

  5. 620-01 THRU -08 OBSOLETE, NEW STANDARD 620.09

- 620-09.

	MILLIM	ETERS	INCHES				
DIM	MIN MAX		MIN	MAX			
Α	19.05	19.55	0.750	0.770			
В	6.10	7.36	0.240	0.290			
С	_	4.19	_	0.165			
D	0.39	0.53	0.015	0.021			
E	1.27	1.27 BSC		0.050 BSC			
F	1.40	1.77	0.055	0.070			
G	2.54	BSC	0.100 BSC				
J	0.23	0.27	0.009	0.011			
K	_	5.08	_	0.200			
L	7.62	BSC	0.300	0 BSC			
M	0°	15°	0°	15°			
N	0.39	0.88	0.015	0.035			

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and a registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### **Literature Distribution Centers:**

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.