

#### **Product Specification**

#### **SG6905**

#### **FEATURES**

- Interleaved PFC/PWM switching
- Green mode PWM operation
- Low start-up and operating current
- Innovative switching charge multiplier-divider
- Multi-vector control for improved PFC output transient response
- Average-current-mode control for PFC
- PFC over-voltage and under-voltage protections
- PFC remote on/off Control
- PFC and PWM feedback open-loop protection
- Cycle-by-cycle current limiting for PFC/PWM
- Slope compensation for PWM
- Constant power limit for PWM
- Power-on sequence control
- Brownout protection
- Over temperature protection

#### **APPLICATIONS**

- Switching Power Suppliers with Active PFC
- High-Power Adaptors

## DESCRIPTION

The highly integrated SG6905 is specially designed for power supplies with boost PFC and flyback PWM. It requires very few external components to achieve versatile protections. It is available in a 20-pin SOP package.

The patented interleave-switching feature synchronizes the PFC and PWM stages and reduces switching noise.

For PFC stage, the proprietary multi-vector control scheme provides a fast transient response in a low-bandwidth PFC loop, in which the overshoot and undershoot of the PFC voltage are clamped. If the feedback loop is broken, the SG6905 will shut off PFC to prevent extra-high voltage on output.

For the flyback PWM, the synchronized slope compensation ensures the stability of the current loop under continuous-conduction-mode operation. Built-in line-voltage compensation maintains constant output-power limit. Hiccup operation during output overloading is also guaranteed.

During start-up, the RDY pin will be pulled low until the PFC output voltage reaches to the setting level. This signal can be used to control the second power stage for proper power on sequence.

SG6905 provides complete protection functions such as brownout protection and RI pin open/short.

## **TYPICAL APPLICATION**





**PIN CONFIGURATION** 

#### **SG6905**

## **MARKING DIAGRAMS**



## **ORDERING INFORMATION**

Part Number	Pb-Free	Package
SG6905SZ	Ó	20-pin SOP



**Product Specification** 

**SG6905** 

## **PIN DESCRIPTIONS**

Name	Pin No.	Туре	Function
		Line-Voltage	Line voltage detection. The pin is used for PFC multiplier, brownout protection .For
VRMS	1	Detection	brownout protection; the controller will be disabled after a delay time when the VRMS
		Detection	voltage drops below a threshold voltage.
			Reference setting. One resistor connected between RI and ground determines the
RI	2	Oscillator Setting	switching frequency. The switching frequency is equal to [1560 / RI] kHz, where RI is in
			k $\Omega$ . For example, if RI is equal to 24k $\Omega$ , then the switching frequency will be 65 kHz.
OTP	3	Over Temperature Protection	This pin supplies an over temperature protection signal. A constant current is output from this pin. An external NTC thermistor must be connected from this pin to ground. The impedance of the NTC thermistor decreases whenever the temperature increases. Once the voltage of the OTP pin drops below the OTP threshold, the SG6905 will be disabled.
	4	Output for PFC	This is the output of the PFC current amplifier. The signal from this pin will be compared
IEA	4	Current Amplifier	with an internal saw-tooth and hence determine the pulse width for PFC gate drive.
IPFC	5	Inverting Input for PFC Current Amplifier	The inverting input of the PFC current amplifier. Proper external compensation circuits will result in excellent input power factor via average-current-mode control.
		Non-inverting Input	The non-inverting input of the PFC current amplifier and also the output of multiplier.
IMP	6	for PFC Current	Proper external compensation circuits will result in excellent input power factor via
		Amplifier	average- current- mode control.
	7	Peak Current Limit	The peak surrent setting for DEC
ISENSE	7	Setting for PFC	The peak-current setting for PFC.
		PWM Feedback	The control input for voltage-loop feedback of PWM stage. It is internally pulled high
FBPWM	BPWM 8	M 18	through a $6.5 k\Omega$ resistance. Usually an external opto-coupler from secondary feedback
		Input	circuit is connected to this pin.
			The current-sense input for the Flyback PWM. Via a current sense resistor, this pin
IPWM	9	PWM Current Sense	provides the control input for peak-current-mode control and cycle-by-cycle current
			limiting.
AGND	10	Ground	Signal Ground
SS	11	PWM Soft Start	During startup, the SS pin will charge an external capacitor with a $50\mu$ A (RI=24k $\Omega$ ) constant current source. The voltage on FBPWM will be clamped by SS during startup. In the event of a protection condition occurring and/or PWM being disabled, the SS pin will be quickly discharged.
OPWM	12	PWM Gate Drive	The totem-pole output drive for the Flyback PWM MOSFET. This pin is internally clamped under 17V to protect the MOSFET.
GND	13	Ground	Power Ground
	-		The totem-pole output drive for the PFC MOSFET. This pin is internally clamped under
OPFC	14	PFC Gate Drive	17V to protect the MOSFET.
VDD	15	Supply	The power supply pin.
			This pin outputs a ready signal to control the power on sequence. Once the SG6905 is
RDY	16	Ready signal output	turned on and the FBPFC(PFC Feedback input)voltage is higher than 2.7V, will lock this
		, , , , , , , , , , , , , , , , , , , ,	pin to high impedance. Disable the SG6905 Will reset this pin to the low.
PFC ON	17	Remote On/Off	The PFC stage will disabled whenever the voltage at this pin is exceed 2.45V.
		Voltage Feedback	The feedback input for PFC voltage loop. The inverting input of PFC error amp. This pin is
FBPFC	18	Input for PFC	connected to the PFC output through a divider network.
		Error-Amp Output for	The error-amp output for PFC voltage feedback loop. A compensation network (usually a
VEA	19	PFC voltage	capacitor) is connected between this pin and ground. A large capacitor value will result in
•		feedback loop	a narrow bandwidth and hence improve the power factor.
	-		
IAC	20	Input AC Current	Before start-up, this input is used to provide startup current for VDD. For normal



**Product Specification** 

**SG6905** 

## **BLOCK DIAGRAM**



- 4 -



**SG6905** 

## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>VDD</sub>	DC Supply Voltage*	25	V
I <sub>AC</sub>	Input AC Current	2	mA
V <sub>High</sub>	OPWM, OPFC, IAC	-0.3 to +25	V
V <sub>Low</sub>	Others	-0.3 to +7	V
PD	Power Dissipation At $T_A < 50^{\circ}C$	0.8	W
TJ	Operating Junction Temperature	-40 to +125	°C
T <sub>STG</sub>	Storage Temperature Range	-55 to +150	°C
R <sub>θj-C</sub>	Thermal resistance (Junction to Case)	23.64	°C/W
TL	Lead Temperature (Wave soldering or IR, 10 seconds)	260	°C
V <sub>ESD,HBM</sub>	ESD capability, HBM model	4.5	KV
V <sub>ESD,MM</sub>	ESD capability, Machine model	250	V

\*All voltage values, except differential voltages, are given with respect to GND pin. \*Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device.

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Value	Unit
T <sub>A</sub>	Operating Ambient Temperature*	-20 to +85	°C

\*For proper operation

## ELECTRICAL CHARACTERISTICS (VDD=15V, TA=25°C UNLESS NOTED)

## **VDD** section

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>DD-OP</sub>	Continuously Operating Voltage				20	V
I <sub>DD-ST</sub>	Start-up Current	V <sub>DD-ON</sub> -0.16V		10	25	μA
I <sub>DD-OP</sub>	Operating Current	V <sub>DD</sub> = 15V; RI= 24KΩ OPFC, OPWM open		6	10	mA
V <sub>DD-ON</sub>	Start Threshold Voltage		15	16	17	V
V <sub>DD-OFF</sub>	Min. Operating Voltage		9	10	11	V
V <sub>DD-OVP</sub>	VDD OVP Threshold		23.5	24.5	25.5	V
t <sub>D-VDDOVP</sub>	Debounce Time of VDD OVP	RI= 24KΩ	8		25	μs
V <sub>DD-TH-G</sub>	VDD Low-Threshold Voltage to Exit		V <sub>DD-OFF</sub>	$V_{\text{DD-OFF}}$	V <sub>DD-OFF</sub>	V
	Green-OFF Mode		+0.9	+1.5	+2.1	



**Product Specification** 

**SG6905** 

## VRMS for UVP

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>RMS-UVP-1</sub>	RMS AC Voltage Under Voltage Protection Threshold (with T <sub>UVP</sub> delay)		0.75	0.8	0.85	v
V <sub>RMS-UVP-2</sub>	Recovery level on VRMS		V <sub>RMS-UVP-</sub> <sub>1</sub> +0.17	V <sub>RMS-UVP-</sub> <sub>1</sub> +0.19	V <sub>RMS-UVP-</sub> 1+0.21	v
t <sub>D-PWM</sub>	When UVP occurs, the interval from OPFC off to OPWM off	RI= 24KΩ	t <sub>UVP-Min</sub> +9		t <sub>UVP-Min</sub> +14	ms
t <sub>uve</sub>	Under Voltage Protection Delay Time (No delay for startup)	RI= 24KΩ	150	195	240	ms

## **PFC stage**

## **Voltage Error Amplifier**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>REF</sub>	Reference Voltage		2.95	3	3.05	V
Av	Open-loop Gain			60		dB
Zo	Output Impedance			110		KΩ
OVPFBPFC	PFC Over-Voltage-Protection on FBPFC		3.2	3.25	3.3	V
OVP <sub>PFC</sub>	PFC Feedback Voltage Protection Hysteresis		60	90	120	mV
t <sub>ovp-pfc</sub>	Debounce Time of PFC OVP	RI= 24KΩ	40	70	120	μs
V <sub>FBPFC-H</sub>	Clamp-High Feedback Voltage		3.1	3.15	3.2	V
G <sub>FBPFC-H</sub>	Clamp-High Gain			0.5		µA/mV
V <sub>FBPFC-L</sub>	Clamp-Low Feedback Voltage		2.75	2.85	2.9	V
G <sub>FBPFC-L</sub>	Clamp-Low Gain			6.5		mA/mV
I <sub>FBPFC-L</sub>	Maximum Source Current		1.5	2		mA
I <sub>FBPFC</sub> -H	Maximum Sink Current		70	110		μA
UVPFBPFC	PFC Feedback Under Voltage Protection		0.35	0.4	0.45	V
t <sub>UVP-PFC</sub>	Debounce Time of PFC UVP	RI= 24KΩ	40	70	120	μs

## **Current Error Amplifier**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
VOFFSET	Input Offset Voltage ((-) > (+))			8		mV
Aı	Open-loop Gain			60		dB
BW	Unit Gain Bandwidth			1.5	/	MHz
CMRR	Common-mode Rejection Ratio	V <sub>CM</sub> = 0~1.5V	2	70		dB
V <sub>OUT-HIGH</sub>	Output High Voltage		3.2			V
V <sub>OUT-LOW</sub>	Output Low Voltage				0.2	V
I <sub>MR1</sub> , I <sub>MR2</sub>	Reference Current Source	RI= 24 KΩ (I <sub>MR</sub> =20+I <sub>RI</sub> *0.8)	50		70	μA
IL.	Maximum Source Current		3			mA
IH	Maximum Sink Current			0.25		mA



**SG6905** 

## **Peak Current Limit**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
l <sub>P</sub>	Constant Current Output	RI= 24KΩ	90	100	110	μA
V	Peak Current Limit Threshold Voltage	VRMS= 1.05V	0.15	0.2	0.25	V
V <sub>PK</sub>	Cycle-by-Cycle Limit ( $V_{SENSE} < V_{PK}$ )	VRMS= 3V	0.35	0.4	0.45	V
t <sub>PD-PFC</sub>	Propagation Delay				200	ns
t <sub>LEB-PFC</sub>	Leading Edge Blanking Time		70	120	170	ns

## **Multiplier**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>AC</sub>	Input AC Current	Multiplier Linear Range	0		360	μA
I <sub>MO-max</sub>	Maximum Multiplier Current Output;	RI= 24KΩ		250		μA
I <sub>MO-1</sub>	Multiplier Current Output (Iow-line, high-power)	V <sub>RMS</sub> = 1.05V; I <sub>AC</sub> = 90μA; VEA= 7.5V;RI= 24 KΩ	200	250	280	μA
I <sub>MO-2</sub>	Multiplier Current Output (high-line, high-power)	V <sub>RMS</sub> = 3V; I <sub>AC</sub> = 264μA; V <sub>EA</sub> = 7.5V;RI= 24 KΩ	65	85		μA
VIMP	Voltage of IMP Open		3.4	3.9	4.4	V

## **PFC Oscillator**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Fosc	PFC Frequency	RI= 24KΩ	62	65	68	KHz
F <sub>DV</sub>	Frequency Variation versus V <sub>DD</sub> Deviation	V <sub>DD</sub> = 11 to 20V			2	%
F <sub>DT</sub>	Frequency Variation versus Temp. Deviation	T <sub>A</sub> = -20 to 85°C			2	%

## **PFC Output Driver**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vz	Output Voltage Maximum (Clamp)	V <sub>DD</sub> = 20V		16	18	V
V <sub>OL-PFC</sub>	Output Voltage Low	V <sub>DD</sub> = 15V; I <sub>O</sub> = 100mA			1.5	V
t <sub>PFC</sub>	The interval of OPFC lags behind OPWM at startup		8	11	13.5	ms
V <sub>OH-PFC</sub>	Output Voltage High	V <sub>DD</sub> = 13V; I <sub>O</sub> = 100mA	8			V
t <sub>R-PFC</sub>	Rising Time	V <sub>DD</sub> = 15V; C <sub>L</sub> = 5nF; O/P= 2V to 9V	40	70	120	ns
t <sub>F-PFC</sub>	Falling Time	$V_{DD}$ = 15V;C <sub>L</sub> = 5nF; O/P= 9V to 2V	40	60	110	ns
DCY <sub>MAX</sub>	Maximum Duty Cycle		93		98	%

## PFC On/Off

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>ON/OFF</sub>	Constant Current Output for PFC_ON pin	RI= 24KΩ	44	50	56	μA
V <sub>OFF</sub>	Turn-off Threshold Voltage		2	2.45	2.9	V
t <sub>PFC_ON</sub>	Debounce Time of PFC_On/Off	RI= 24KΩ	40	70	120	μs



**Product Specification** 

**SG6905** 

## **PWM Stage**

## FBPWM

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
A <sub>v-PWM</sub>	FB to Current Comparator Attenuation		2.5	3.1	3.5	V/V
Z <sub>FB</sub>	Input Impedance		4	5	7	KΩ
I <sub>FB</sub>	Maximum Source Current		0.8	1.2	1.5	mA
FB <sub>OPEN-LOOP</sub>	PWM Open Loop Protection voltage		4.2	4.5	4.8	V
t <sub>OPEN-PWM</sub>	PWM Open Loop Protection Delay Time	RI= 24KΩ	45	56	70	ms
t <sub>OFF-PWM-DLY</sub>	PWM off to turn on delay time		450	600	750	ms
V <sub>FB-N</sub>	Frequency Reduction Threshold on FBPWM	PFC_ON > V <sub>OFF</sub>	1.8	2.0	2.2	V
S <sub>G</sub>	Green-Mode Modulation Slope	PFC_ON > V <sub>OFF</sub>	80	100	120	Hz/V
V <sub>FB-G</sub>	Voltage on FBPWM at Fs = F <sub>OSC-MINFREQ</sub>	PFC_ON > V <sub>OFF</sub>	1.35	1.6	1.75	V

## PWM-Current Sense

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>PD-PWM</sub>	Propagation Delay to Output		50		120	ns
VLIMIT	Peak Current Limit Threshold Voltage		0.85	0.9	0.95	V
t <sub>LEB-PWM</sub>	Leading-Edge Blanking Time		170	250	350	ns
V <sub>SLOPE</sub>	Slope Compensation $V_S = V_{SLOPE} \times (T_{on}/T)$ $V_S$ : Compensation Voltage Added to Current Sense		0.3	0.33	0.36	v

#### **PWM Oscillator**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Fosc	PWM Frequency	RI= 24KΩ	62	65	68	KHz
F <sub>osc-MIN</sub>	Minimum Frequency	RI= 24KΩ; FBPWM= V <sub>FB-G</sub> ; PFC_ON > V <sub>OFF</sub>	19	21	23.5	KHz
F <sub>DV</sub>	Frequency Variation versus V <sub>DD</sub> Deviation	V <sub>DD</sub> = 11V to 20V			2	%
F <sub>DT</sub>	Frequency Variation versus Temp. Deviation	T <sub>A</sub> = -20 to 85°C			2	%

## **PWM Output Driver**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>Z-PWM</sub>	Output Voltage Maximum (Clamp)	V <sub>DD</sub> = 20V		16	18	V
V <sub>OL-PWM</sub>	Output Voltage Low	V <sub>DD</sub> = 15V; I <sub>O</sub> = 100mA			1.5	V
V <sub>OH-PWM</sub>	Output Voltage High	V <sub>DD</sub> = 13V; I <sub>O</sub> = 100mA	8			V
t <sub>R-PWM</sub>	Rising Time	V <sub>DD</sub> = 15V; C <sub>L</sub> = 5nF; O/P= 2V to 9V	30	60	120	ns
t <sub>F-PWM</sub>	Falling Time	$V_{DD}$ = 15V; C <sub>L</sub> = 5nF; O/P= 9V to 2V	30	50	110	ns
DCY <sub>MAXPWM</sub>	PWM Maximum Duty Cycle		73	78	83	%



**Product Specification** 

**SG6905** 

## **RDY section**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
$V_{FB-RDY-HIGH}$	Threshold voltage of FBPFC for RDY high impedance		2.65	2.7	2.75	V
I <sub>FB-RDY-HIGH</sub>	The leakage current of RDY is a high impedance at the voltage of FBPFC	FBPFC= 2V			10	μA
V <sub>OL</sub>	Output Voltage Low for RDY is failed	I <sub>SINK</sub> = 1mA			0.5	V
t <sub>RDY</sub>	The interval between FBPFC exceeds V <sub>FB-RDY-HIGH</sub> and RDY is high impedance			4	6	ms

## **OTP section**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>OTP</sub>	OTP Pin Output Current	RI= 24KΩ	90	100	110	μA
V <sub>OTP-ON</sub>	Recovery level on OTP		1.35	1.4	1.45	V
V <sub>OTP-OFF</sub>	OTP Threshold Voltage		1.15	1.2	1.25	V
t <sub>otp</sub>	OTP Debounce Time	RI= 24KΩ	8		25	μs

## **Soft-Start Section**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>SS</sub>	Constant Current Output for Soft Start	RT= 24KΩ	44	50	56	μA
R <sub>D</sub>	Discharge R <sub>DSON</sub>			470		Ω



#### **SG6905**

## **TYPICAL CHARACTERISTICS**

Green mode PFC/Flyback-PWM Controller













**SG6905** 









#### **SG6905**











#### SG6905









#### **OPERATION DESCRIPTION**

The highly integrated SG6905 is specially designed for power supplies consist of boost PFC and flyback PWM. It requires very few external components to achieve green-mode operation and versatile protections. It is available in 20-pin SOP package.

The patented interleave-switching feature synchronizes the PFC and PWM stages and reduces switching noise. At light loads, the switching frequency is continuously decreased to reduce power consumption.

For PFC stage, the proprietary multi-vector control scheme provides a fast transient response in a low-bandwidth PFC loop, in which the overshoot and undershoot of the PFC voltage are clamped. If the feedback loop is broken, the SG6905 will shut off PFC to prevent extra-high voltage on output.

For the flyback PWM, the synchronized slope compensation ensures the stability of the current loop under continuous-conduction-mode operation. Built-in line-voltage compensation maintains constant output-power limit. Hiccup operation during output overloading is also guaranteed.

During start-up, the RDY pin will be pulled low until the PFC output voltage reaches to the setting level. This signal can be used to control the second power stage for proper power on sequence.

SG6905 provides complete protection functions such as brownout protection and RI pin open/short.

#### Start Up

Figure 1 shows the start up circuit of the SG6905. A resistor RAC is utilized to charge VDD capacitor through S1. The turn-on and turn-off threshold of SG6905 are fixed internally at 16V/10V. During start-up, the hold-up capacitor must be charged to 16V through the start-up resistor so that SG6905 will be enabled. The hold-up capacitor will continue to supply V<sub>DD</sub> before the energy can be delivered from auxiliary winding of the main transformer flyback converter. V<sub>DD</sub> must not drop below 10V during this start-up process. This UVLO hysteresis window ensures that hold-up capacitor is adequate to supply V<sub>DD</sub> during start-up. Since SG6905 consumes less than  $25\mu$ A startup current, the value of R<sub>AC</sub> can be large to reduce power consumption. One 10uF capacitor should hold enough energy for successful start-up. After start-up, S1 will switch so that the current  $I_{AC}$  will be the input for PFC multiplier. This helps reduce circuit complexity and power consumption.

**Product Specification** 





FIG.1 Start up circuit of the SG6905

# PFC ON/OFF Control and RDY Signal for

#### **Power ON Sequence Control**

A PFC on/off control function is built-in to control the power on and power off of PFC controller. Once the voltage on this pin is pulled below 2.45V, the OPFC will be enabled. Once the OPFC is enabled, the output voltage of the PFC converter will gradually increase to the regulated voltage. To provide a proper power on sequence control, a RDY pin will be pulled high after the PFC voltage reach 90% (FBPFC>V<sub>FB-RDY-HIGH</sub>) of its regulated voltage.

# Switching Frequency and Current Sources

The switching frequency of SG6905 can be programmed by the resistor  $R_1$  connected between RI pin and GND. The relationship is:

$$Fosc = \frac{1560}{R_{I} (k\Omega)} (kHz) \dots (1)$$

For example, a 24K $\Omega$  resistor R<sub>I</sub> results in a 65 KHz switching frequency. Accordingly, a constant Current I<sub>T</sub> will flow through R<sub>I</sub>.

$$I_{\rm T} = \frac{1.2V}{R_{\rm I} \ (k\Omega)} (mA) \dots (2)$$

I<sub>T</sub> is used to generate internal current reference.



#### Line Voltage Detection (VRMS)

Figure 2 shows a resistive divider with low-pass filtering for line-voltage detection on VRMS pin. The  $V_{RMS}$  voltage is used for the PFC multiplier and brownout protection.

For brownout protection, the SG6905 is disabled with 195ms delay time if the voltage  $V_{RMS}$  drops below 0.8V.

For PFC multiplier, please refer to below section for more details.

#### **Interleave Switching**

The SG6905 uses interleaved switching to synchronize the PFC and Flyback stages. This reduces switching noise and spreads the EMI emissions. Figure 3 shows that an off-time  $T_{OFF}$  is inserted in between the turn-off of the PFC gate drive and the turn-on of the PWM.



FIG.3 Interleaved switching pattern

#### **PFC Operation**

The purpose of a boost active power factor corrector (PFC) is to shape the input current of a power supply. The input current waveform and phase will follow that of the input voltage. Using SG6905, average-current-mode control is utilized for continuous-current-mode operation for the PFC booster. With the innovative multi-vector control for voltage loop and switching charge multiplier/divider for current reference, excellent input power factor is achieved with good noise immunity and transient response. Figure control the total 4 shows loop for the average-current-mode control circuit of SG6905.

The current source output from the switching charge multiplier/divider can be expressed as:

$$I_{MO} = K \times \frac{I_{AC} \times V_{EA}}{V_{RMS}^2} (uA) \quad ..... (3)$$



FIG.2 Line voltage detection circuit

Refer to Fig. 3, the current output from IMP pin,  $I_{MP}$ , is the summation of  $I_{MO}$  and  $I_{MR1}$ .  $I_{MR1}$  and  $I_{MR2}$  are identical fixed current sources. They are used to pull high the operating point of the IMP and IPFC pins since the voltage across  $R_S$  goes negative with respect to ground. The constant current sources  $I_{MR1}$  and  $I_{MR2}$  are typically  $60\mu A$ .

Through the differential amplification of the signal across Rs, better noise immunity is achieved. The output of IEA will be compared with an internal sawtooth and hence the pulse width for PFC is determined. Through the average current-mode control loop, the input current Is will be proportional to  $I_{MO}$ .

$$I_{MO} \times R_2 = I_S \times R_S - \dots$$
 (4)

According to equation (4), the minimum value of R2 and maximum of Rs can be determined since  $I_{MO}$  should not exceed the specified maximum value.

There are different concerns in determining the value of the sense resistor Rs. The value of Rs should be small to reduce power consumption, but it should be large enough to maintain the resolution. A current transformer (CT) may be used to improve the efficiency of high power converters.

To achieve good power factor, the voltage for  $V_{RMS}$  and  $V_{EA}$  should be kept as constant as possible according to Equation 3. Good RC filtering for  $V_{RMS}$  and narrow bandwidth (lower than the line frequency) for voltage loop are suggested for better input current shaping. The trans-conductance error amplifier has output impedance  $Z_O$  and a capacitor  $C_{EA}$  ( $1\mu F \sim 10\mu F$ ) should be connected to ground. This establishes a dominant pole f1 for the voltage loop.

$$f_1 = \frac{1}{2\pi \times Z_0 \times C_{EA}} \qquad (5)$$



**SG6905** 

#### Green mode PFC/Flyback-PWM Controller

The average total input power can be expressed as:

$$Pin = Vin(rms) \times Iin(rms)$$

...т

 $\sim V$ 

$$\propto V_{RMS} \times I_{MO} \qquad (6)$$

$$\propto V_{RMS} \times \frac{I_{AC} \times V_{EA}}{V_{RMS}^{2}} \qquad (6)$$

$$\propto V_{RMS} \times \frac{\frac{Vin}{R_{AC}} \times V_{EA}}{V_{RMS}^{2}} \qquad (7)$$

$$= \sqrt{2} \times \frac{V_{EA}}{R_{AC}}$$

From Equation 6,  $V_{EA}$ , the output of the voltage error amplifier, actually controls the total input power and hence the power delivered to the load.



FIG.4 Average current mode control loop



**SG6905** 

#### Green mode PFC/Flyback-PWM Controller

#### **Multi-vector Error Amplifier**

Although the PFC stage has a low bandwidth voltage loop for better input power factor, the innovative *Multi-Vector Error Amplifier* provides a fast transient response to clamp the overshoot and undershoot of the PFC output voltage.

Figure 5 shows the block diagram of the multi-vector error amplifier. When the variation of the feedback voltage exceeds  $\pm$  5% of the reference voltage, the trans-conductance error amplifier will adjust its output impedance to increase the loop response. Either R<sub>A</sub> or R<sub>B</sub> is opened, OPFC of SG6905 will shut off immediately to prevent extra-high voltage on the output capacitor.



FIG. 5 Multi-vector error amplifier

## **Cycle-by-Cycle Current Limiting**

SG6905 provides cycle-by-cycle current limiting for both PFC and PWM stages. Figure 6 shows the peak current limit for the PFC stage. The PFC gate drive is terminated once the voltage on ISENSE pin goes below  $V_{PK}$ .

The voltage of  $V_{RMS}$  determines the voltage of  $V_{PK}$ . The relationship between  $V_{PK}$  and  $V_{RMS}$  is also shown in Figure 6.

The amplitude of the constant current  $I_P$  is determined by the internal current reference according to the following equation:

$$I_{P} = 2 \times \frac{1.2V}{R_{1}} \quad \dots \qquad (7)$$



FIG. 6 VRMS controlled current limiting

The peak current of the  $I_{\text{SENSE}}$  is given by ( $V_{\text{RMS}} < 1.05 \text{V}$ ):

$$\mathsf{ISENSE\_peak} = \frac{(\mathsf{IP} \times \mathsf{RP}) - 0.2\mathsf{V}}{\mathsf{Rs}} \quad \dots \qquad (8)$$

#### Flyback PWM and Slope Compensation

As shown in Figure 7, peak-current-mode control is utilized for Flyback PWM. The SG6905 inserts a synchronized 0.5V ramp at the beginning of each switching cycle. This built-in slope compensation ensures stable operation for continuous current-mode operation.



FIG. 7 Peak current control loop

When the IPWM voltage, across the sense resistor, reaches the threshold voltage (0.9V), the OPWM will be turned off after a small propagation delay  $t_{PD-PWM}$ .

To improve stability or prevent sub-harmonic oscillation, a synchronized positive-going ramp in inserted at every switching cycle.



#### **SG6905**

#### **Limited Power Control**

Every time when the output of power supply is shorted or over loaded, the FBPWM voltage will increase. If the FBPWM voltage is higher than a designed threshold, FB<sub>OPEN-LOOP</sub> (4.5V), for longer than t<sub>OPEN-PWM</sub> (56ms), the OPWM will then be turned off. As OPWM is turned off, the supply voltage VDD will also begin decreasing.

When  $V_{DD}$  is lower than the turn-off threshold,  $V_{DD-OFF}$  (10V), SG6905 will be totally shut down. Due to the start up resistor,  $V_{DD}$  will be charged up to the turn-on threshold voltage,  $V_{DD-ON}$  (16V), until SG6905 is enabled again. If the over loading condition still exists, the protection will take place repeatedly. This will prevent the power supply from being overheated under over loading condition.

## **Over-Temperature Protection (OTP)**

SG6905 provides an OTP pin for over-temperature protection. A constant current is output from this pin. If RI is equal to  $24K\Omega$ , then the magnitude of the constant current will be  $100\mu$ A. An external NTC thermistor must be connected from this pin to ground shown as Figure 8. When the OTP voltage drops below V<sub>OTP-OFF</sub> (1.2V), SG6905 will be disabled, and will not recovery until OTP voltage exceeds V<sub>OTP-ON</sub> (1.4V).



Fig. 8 OTP function

## Soft-Start

During startup of PWM stage, the SS pin will charge an external capacitor with a constant current source. The voltage on FBPWM will be clamped by SS voltage during startup. In the event of a protected condition occurring and/or PWM being disabled, the SS pin will be quickly discharged.

#### **Gate Drivers**

SG6905 output stage is a fast totem-pole gate driver. The output driver is clamped by an internal 18V Zener diode to protect the external power MOSFET.



**SG6905** 

# PACKAGE INFORMATION





## **Dimension:**

Symbol	Millimeter	Millimeter			Inch		
Cymbol	Min.	Typ.	Max.	Min.	Тур.	Max.	
А	2.362		2.642	0.093		0.104	
A1	0.101		0.305	0.004		0.012	
A2	2.260		2.337	0.089		0.092	
b		0.406			0.016		
С		0.203			0.008		
D	12.598		12.903	0.496		0.508	
E	7.391		7.595	0.291		0.299	
е		1.270			0.050		
Н	10.007		10.643	0.394		0.419	
L	0.406		1.270	0.016		0.050	
F		0.508X45 <sup>•</sup>			0.020X45		
у			0.101			0.004	
$\theta^{\bullet}$	0.		8.	0.		8.	



**SG6905** 

## 20 PINS - PLASTIC SSOP (R)



## **Dimension:**

Symbol	Millimeter			Inch		
oymoor	Min.	Тур.	Max.	Min.	Тур.	Max.
А	1.346		1.752	0.053	0.064	0.069
A1	0.102		0.254	0.004	0.006	0.010
A2			1.499			0.059
b	0.203		0.305	0.008		0.012
С	0.178		0.254	0.007		0.010
D	8.560	8.661	8.738	0.337	0.341	0.344
E	5.791	5.994	6.198	0.228	0.236	0.244
E1	3.810	3.912	3.988	0.150	0.154	0.157
е		0.635 BASIC			0.025 BASIC	
L	0.406	0.635	1.270	0.016	0.025	0.050
L1		1.041 BASIC	•		0.041 BASIC	
$\theta^{\bullet}$	0 °		8 °	0 °		8 °



**Product Specification** 

**SG6905** 

#### FAIRCHILD

SEMICONDUCTOR

#### TRADEMARKS

The following are registered and unregistered trademarks and service marks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx <sup>®</sup> Green FPS™         Build it Now™       Green FPS™ e-Series™         CorePLUS™       GTO™         CROSSVOLT™       i-Lo™         CTL™       IntelliMAX™         Current Transfer Logic™       ISOPLANAR™         EcoSPARK <sup>®</sup> MicroPET™         Farchild <sup>®</sup> MicroPET™         Fairchild <sup>®</sup> MicroPak™         FACT <sup>®</sup> OPTOLOGIC <sup>®</sup> FastvCore™       OPTOLOGIC <sup>®</sup> FAST <sup>®</sup> OPTOPLANAR <sup>®</sup> FPS™       OP         FRFET <sup>®</sup> PDP-SPM™	Power247 <sup>®</sup> POWEREDGE <sup>®</sup> Power-SPM™ PowerTrench <sup>®</sup> Programmable Active Droop™ QFET <sup>®</sup> QS™ QT Optoelectronics™ Quiet Series™ RapidConfigure™ SMART START™ SMART START™ SPM <sup>®</sup> STEALTH™ SuperFET™ SuperFET™ SuperSOT™-3 SuperSOT™-6	SuperSOT™-8 SyncFET™ The Power Franchise® TinyBoost™ TinyBoost™ TinyBuck™ TinyPower™ TinyPower™ TinyPower™ TinyPVM™ TinyWire™ µSerDes™ UHC® UniFET™ VCX™
---	--	--

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT	STATUS DEFINITIONS	
Definition	f Tarma	

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

Rev. 131