# **R&E** INTERNATIONAL, INC.

## **CMOS 8-BIT UNIVERSAL BUS REGISTER**

## FEATURES

- Bidirectional Parallel Data Inputs
- Parallel or Serial Inputs/Parallel Outputs
- Asynchronous or Synchronous Parallel Data Loading
- Data Recirculation for Register Storage
- Parallel Enable on Data Lines for Bus Connection
- Static Operation DC to 5MHz @ 10Vdc

#### DESCRIPTION

The 4034 B is a Static Eight-Stage Parallelor Serial-Input/Parallel-Output Register. It can be used to:

1. bidirectionally transfer parallel information between two buses,

2. convert serial data to parallel form and direct the parallel data to either of two buses,

3. store (recirculate) parallel data, or

4. accept parallel data from either of two buses and convert that data to serial form.

Inputs that control the operations include a single phase Clock (CL), "A" Data Enable (AE), Asynchronous/Synchronous (A/S), "A" bus to "B" bus/"B" bus to "A" bus (A/B), and Parallel/ Serial (P/S). Data inputs include 16 bidirectional Parallel Data lines of which the eight "A" Data lines are outputs (outputs) and the "B" Data lines are outputs (inputs) depending on the signal level on the A/B input. In addition, an input for Serial data is also provided.

All register stages are D-type master/slave flipflops with separate master and slave clock inputs generated internally to allow synchronous or asynchronous data transfer from master to slave. Isolation from external noise and the effects of loading is provided by output buffering.

Useful applications for this device include pseudo-random code generation, sample-and-hold register frequency and phase comparators, address or buffer register, and serial/parallel input/output conversion.



## **RECOMMENDED OPERATING CONDITIONS**

For maximum reliability:

· · · ·

DC Supply Voltage	V <sub>DD</sub> · V <sub>SS</sub>	3 to 15	Vdc
Operating Temperature	₽ ·T <sub>A</sub>		

С	-55 to +125	°C
E	-40 to +85	°C



#### BLOCK DIAGRAM

This datasheet has been downloaded from http://www.digchip.com at this page

## ELECTRICAL CHARACTERISTICS

## STATIC CHARACTERISTICS

PARAMETER		VDD	CONDITIONS	TLOW <sup>2</sup>		+25°C			THIGH <sup>2</sup>		Units
PARAMETER		(Vdc)	CONDITIONS	Min.	Max.	Min.	Typ.	Max.	Min.	Max.	
QUIESCENT DEVICE CURRENT	IDD	5 10	V <sub>IN</sub> =V <sub>SS</sub> or V <sub>DD</sub> All valid inputs combinations	- - -	5 10 20		0.05 0.1 0.2	5 10 20	- - -	150 300 600	μAdc
3-STATE OUTPUT LEAKAGE CURRENT	۱z۲	15		_	±0.1	_	±104	±0.1	-	±1.0	μAdc

NOTES: <sup>1</sup> Remaining Static Electrical Characteristics are listed under "4000B Series Family Specifications". <sup>2</sup> T<sub>LOW</sub> = -55°C for C = -40°C for E T<sub>HIGH</sub> = +125°C for C = + 85°C for E

## DYNAMIC CHARACTERISTICS ( $C_L = 50pF, T_A = 25^{\circ}C$ )

PARAMETER		V <sub>DD</sub> (Vdc)	Min.	Тур.	Max.	Units	
PROPAGATION DELAY TIME	tр <sub>LH</sub> , tрнL	5 10 15	- - -	350 120 100	700 240 200	ns	
OUTPUT TRANSITION TIME	t <sub>т L H</sub> , t <sub>т H L</sub>	5 10 15	- - -	180 90 70	360 180 140	ns	
MINIMUM CLOCK PULSE WIDTH	PW <sub>CL</sub>	5 10 15		125 50 40	250 100 80	ns	
MAXIMUM CLOCK FREQUENCY	fcl	5 10 15	2 4 6	4 8 12		MHz	
MAXIMUM CLOCK RISE AND FALL TIME <sup>1</sup>	t <sub>rCL</sub> , t <sub>fCL</sub>	5 10 15	15 15 15			μs	
MINIMUM HIGH-LEVEL PULSE WIDTH AE, P/S, A/S Inputs	PWAE, PW <sub>P/S</sub> , PW <sub>A/S</sub>	5 10 15		180 90 70	360 180 140	ns	
MINIMUM SETUP TIME A, B; Serial Inputs	t <sub>setup</sub>	5 10 15	- - -	140 70 50	280 140 100	ns	

<sup>1</sup> When units are cascaded, the maximum rise and fall times of the clock input should be equal to or less than the transition times of the data outputs driving data inputs, plus the propagation delay of the output driving stage for the output capacitive load.

### **OPERATING INFORMATION**

The 4034 B is composed of eight register cells connected in cascade with additional control logic. Each register cell is composed of one "D' master-slave flip-flop with separate internal clocks, and two data transfer gates allowing the data to be transferred bidirectionally from bus A to bus B and from bus B to bus A, and to be memorized. Besides the single phase clock and the serial data inputs, the control logic provides four other features:

A Enable Input - When high, this input enables the bus A data lines.

A/B Input (Data A or B) - This input controls the direction of data flow: when high, the data flows from bus A to bus B; when low, the data flows from bus B to bus A.

P/S Input (Parallel/Serial) - This input controls the data input mode (Parallel or Serial). When high, the data is transferred to the register in a parallel asynchronous mode or a parallel synchronous mode (positive clock transition). When low, the data is entered into the register in a serial synchronous mode (positive clock transition).

A/S Input (Asynchronous/Synchronous to the Clock) - When this input is high, the data is transferred independently from the clock rate; when low, the clock is enabled and the data is transferred synchronously.

> ENABLE F -----A 5 🗖

> > A2F 131 . .. A 51 A61 .... A P I

861

87 ... TIMING DIAGRAM

""" and the second seco

- BOATA LINES ARE OUTPUTS

## Truth Table for Register Input-Levels and the Resulting Operation (L = Low Level, H = High, X = Don't Care)

"A" Enable	P/S	A/B	A/S	Operation*
L	L	L	X	Seriel Mode; Synch. Seriel Data Input, "A" Parallel Data Outputs Disabled
L	L	н	X	Serial Mode; Synch. Serial Data Input, "8" Parallel Data Output
L	н	ι	L	Parallel Mode; "8" Synch. Parallel Data Inputs, "A" Parallel Data Outputs Disabled
L	Η	L	н	Parallel Mode; "B" Asynch. Parallel Data Inputs, "A" Parallel Data Outputs Disabled
L	н	н	L	Parallel Mode; "A" Parallel Data Inputs Disabled, "B" Parallel Data Outputs, Synch Dat Recirculation
L	н	н	н	Parallel Mode; "A" Parallel Data Inputs Disabled, "B" Parallel Data Outputs, Asynch Data Recirculation
н	L	L	X	Seriel Mode; Synch. Seriel Date Input, "A" Parallel Data Output
н	L	н	X	Serial Mode; Synch. Serial Data Input, "8" Parallel Data Output
н	н	L	L	Parallel Mode; "8" Synch. Parallel Data Input, "A" Parallel Data Output
н	н	ι	н	Parallel Mode; "B" Asynch. Parallel Data Input, "A" Parallel Data Output
н	н	н	L	Parallel Mode; "A" Synch. Parallel Data Input; "B" Parallel Data Output
н	н	н	н	Parallel Mode; "A" Asynch: Parallel Data Input, "B" Parallel Data Output

\* Outputs change at positive transition of clock in the serial mode and when the A/S control input is "low" in the perallel mode.



LOGIC DIAGRAM

ഫ

UNES ARE