



## 8-INPUT SHIFT/STORAGE REGISTER WITH SYNCHRONOUS RESET AND COMMON I/O PINS


The MC74F323 is an 8-Bit Universal Shift/Storage Register with 3-state outputs. Its function is similar to the F299 with the exception of Synchronous Reset.

The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Separate outputs are provided for flip-flops Q<sub>0</sub> and Q<sub>7</sub> to allow easy cascading. A separate active LOW Master Reset is used to reset the register.

Four modes of operation are possible: hold (store), shift left, shift right and parallel load. All modes are activated on the LOW-to-HIGH transition of the clock.

- Common I/O For Reduced Pin Count
- Four Operation Modes: Shift Left, Shift Right, Parallel Load and Store
- Separate Continuous Inputs and Outputs from Q<sub>0</sub> and Q<sub>7</sub> Allow Easy Cascading
- Fully Synchronous Reset
- 3-State Outputs for Bus Oriented Applications
- Input Clamp Diodes Limit High-Speed Termination Effects


### CONNECTION DIAGRAM



## MC74F323

### 8-INPUT SHIFT/STORAGE REGISTER WITH SYNCHRONOUS RESET AND COMMON I/O PINS

FAST™ SCHOTTKY TTL



### ORDERING INFORMATION

MC74FXXXJ Ceramic  
 MC74FXXXN Plastic  
 MC74FXXXDW SOIC

### GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Typ	Max	Unit
V <sub>CC</sub>	Supply Voltage	74	4.5	5.0	5.5	V
T <sub>A</sub>	Operating Ambient Temperature Range	74	0	25	70	°C
I <sub>OH</sub>	Output Current — High	74			-1.0/-3.0	mA
I <sub>OL</sub>	Output Current — Low	74			20/24	mA

# MC74F323

## FUNCTION TABLE

Inputs				Response
SR	S <sub>1</sub>	S <sub>0</sub>	CP	
L	X	X	↑	Synchronous Reset: Q <sub>0</sub> –Q <sub>7</sub> = LOW
H	H	H	↑	Parallel Load: I/O <sub>n</sub> Q <sub>n</sub>
H	L	H	↑	Shift Right: DS <sub>0</sub> Q <sub>0</sub> , Q <sub>0</sub> Q <sub>1</sub> , etc.
H	H	L	↑	Shift Left: DS <sub>7</sub> Q <sub>7</sub> , Q <sub>7</sub> Q <sub>6</sub> , etc.
H	L	L	X	Hold

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

↑ = LOW-to-HIGH clock transition.

## FUNCTIONAL DESCRIPTION

The MC74F323 contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous reset, shift left, shift right, parallel load and hold operations. The type of operation is determined by S<sub>0</sub> and S<sub>1</sub>, as shown in the Function Table. All flip-flop outputs are brought out through 3-state buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q<sub>0</sub> and Q<sub>7</sub> are also brought out on other pins for expansion in serial shifting of longer words.

A LOW signal on SR overrides the Select inputs and allows the flip-flops to be reset by the next rising edge of CP. All other

state changes are initiated by the LOW-to-HIGH CP transition. Inputs can change when the clock is in either state provided only that the recommended set-up and hold times, relative to the rising edge of CP, are observed.

A HIGH signal on either  $\overline{OE}_1$  or  $\overline{OE}_2$  disables the 3-state buffers and puts the I/O pins in the high impedance state. In this condition the shift, hold, load and reset operations can still occur. The 3-state buffers are also disabled by HIGH signals on both S<sub>0</sub> and S<sub>1</sub> in preparation for a parallel load operation.

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless otherwise specified)

Symbol	Parameter	Limits			Unit	Test Conditions		
		Min	Typ	Max				
V <sub>IH</sub>	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage		
V <sub>IL</sub>	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage		
V <sub>IK</sub>	Input Clamp Diode Voltage			-1.2	V	$V_{CC} = \text{MIN}$ , $I_{IN} = -18 \text{ mA}$		
V <sub>OH</sub>	Output HIGH Voltage	74	2.5		V	$I_{OH} = -1.0 \text{ mA}$	$V_{CC} = 4.5 \text{ V}$	
		74	2.7			$V_{CC} = 4.75 \text{ V}$		
		I/O	74	2.7	V	$I_{OH} = -3.0 \text{ mA}$	$V_{CC} = 4.75 \text{ V}$	
		I/O	74	2.4		$V_{CC} = 4.5 \text{ V}$		
V <sub>OL</sub>	Output LOW Voltage	Q <sub>0</sub> /Q <sub>7</sub>		0.5	V	$I_{OL} = 20 \text{ mA}$	$V_{CC} = \text{MIN}$	
		I/O		0.5		$I_{OL} = 24 \text{ mA}$		
I <sub>IH</sub>	Input HIGH Current	Q <sub>0</sub> /Q <sub>7</sub>		20	$\mu\text{A}$	$V_{CC} = \text{MAX}$ , $V_{IN} = 2.7 \text{ V}$		
		I/O		70		$V_{CC} = \text{MAX}$ , $V_{IN} = 7.0 \text{ V}$		
		Q <sub>0</sub> /Q <sub>7</sub>		0.1	mA	$V_{CC} = \text{MAX}$ , $V_{IN} = 5.5 \text{ V}$		
		I/O		1.0				
I <sub>IL</sub>	Input LOW Current	S <sub>0</sub> , S <sub>1</sub>		-1.2	mA	$V_{CC} = \text{MAX}$ , $V_{IN} = 0.5 \text{ V}$		
		Other Inputs		-0.6				
I <sub>OZH</sub>	Off-State Output Current, High-Level Voltage Applied			70	$\mu\text{A}$	$V_{OUT} = 2.7 \text{ V}$		
				1.0		$V_{CC} = \text{MAX}$	$V_{OUT} = 5.5 \text{ V}$	
I <sub>OZL</sub>	Off-State Output Current, Low-Level Voltage Applied			-0.6	mA	$V_{CC} = \text{MAX}$ , $V_{OUT} = 0.5 \text{ V}$		
I <sub>OS</sub>	Output Short Circuit Current (Note 2)	-60		-150	mA	$V_{CC} = \text{MAX}$	$V_{OUT} = 0 \text{ V}$	
I <sub>CC</sub>	Total Supply Current			95	mA		Outputs Disabled	

### NOTES:

- For conditions shown as MIN or MAX, use appropriate value specified under recommended operating conditions for the applicable device type.
- Not more than one output should be shorted at a time, nor for more than 1 second.

# MC74F323


## AC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	74F		74F		Unit	
		$T_A = +25^\circ C$ $V_{CC} = +5.0 V$ $C_L = 50 pF$		$T_A = 0^\circ C \text{ to } +70^\circ C$ $V_{CC} = +5.0 V \pm 10\%$ $C_L = 50 pF$			
		Min	Max	Min	Max		
$f_{MAX}$	Maximum Input Frequency	70		70		MHz	
$t_{PLH}$ $t_{PHL}$	Propagation Delay CP to $Q_0$ or $Q_7$	3.5 3.5	9.0 8.5	3.5 3.5	10 9.5	ns	
$t_{PLH}$ $t_{PHL}$	Propagation Delay CP to $I/O_n$	3.5 5.0	9.0 11	3.5 5.0	10 12	ns	
$t_{PZH}$ $t_{PZL}$	Output Enable Time to HIGH or LOW Level	3.5 4.0	8.0 10	3.5 4.0	9.0 11	ns	
$t_{PHZ}$ $t_{PLZ}$	Output Disable Time to HIGH or LOW Level	2.0 2.0	6.0 5.5	2.0 2.0	7.0 6.5	ns	

## AC SETUP REQUIREMENTS

Symbol	Parameter	74F			74F		Unit	
		$T_A = +25^\circ C$ $V_{CC} = +5.0 V$ $C_L = 50 pF$			$T_A = 0^\circ C \text{ to } +70^\circ C$ $V_{CC} = +5.0 V \pm 10\%$ $C_L = 50 pF$			
		Min	Typ	Max	Min	Max		
$t_{S(H)}$ $t_{S(L)}$	Set-Up Time, HIGH or LOW $S_0$ or $S_1$ to CP	8.5 8.5			8.5 8.5		ns	
$t_{h(H)}$ $t_{h(L)}$	Hold Time, HIGH or LOW $S_0$ or $S_1$ to CP	0.0 0.0			0.0 0.0		ns	
$t_{S(H)}$ $t_{S(L)}$	Set-Up Time, HIGH or LOW $I/O_n$ , $DS_0$ , $DS_7$ to CP	5.0 5.0			5.0 5.0		ns	
$t_{h(H)}$ $t_{h(L)}$	Hold Time, HIGH or LOW $I/O_n$ , $DS_0$ , $DS_7$ to CP	2.0 2.0			2.0 2.0		ns	
$t_{S(H)}$ $t_{S(L)}$	Set-Up Time, HIGH or LOW $\overline{SR}$ to CP	10 10			10 10		ns	
$t_{h(H)}$ $t_{h(L)}$	Hold Time, HIGH or LOW $\overline{SR}$ to CP	0.0 0.0			0.0 0.0		ns	
$t_w(H)$ $t_w(L)$	CP Pulse Width, HIGH or LOW	7.0 7.0			7.0 7.0		ns	

## LOGIC DIAGRAM



## FAST AND LS TTL DATA