29E D 🔳 6249828 0014894 5 🔳

MITSUBISHI(MICMPTR/MIPRC)

DESCRIPTION

The M5L8288P is a semiconductor integrated circuit consisting of a bus controller and bus driver for the MELPS 86, 88, 16-bit microprocessors. By using the status signals from the CPU a Multibus (Intel trademark) control signal is generated.

FEATURES

- High-fanout outputs Command output I_{OL} =32mA, I_{OH} =-5mA Control output I_{OL} =16mA, I_{OH} =-1mA
- Advanced command outputs (AIOWC and AMWC outputs)
- Low power dissipation

APPLICATION

Bus controller and bus driver for maximum mode operation of the MELPS 86, 88

FUNCTION

The M5L8288P is a bus controller and driver for maximum mode operation of the MELPS 86, 88 processors.

The command signals and control signals are decoded by means of the $\overline{S_0} \sim \overline{S_2}$ outputs from the CPU and the control signals for I/O devices and memory are output.

The device can be used in the Multimaster mode in which several CPUs acting as masters are connected to one data bus. An input pin for the control signal $\overline{\text{AEN}}$ from an 8289 bus arbiter is provided.

By using the M5L8288P as a bus controller, a highperformance 16-bit microcomputer system can be configured.

20 Vcc(5V) CLOCK INPUT CLK 19 2 - 56 STATUS INPUTS STATUS INPUT 3 18 ·S DATA TRANSMIT/ DT/R 17 +MCE/PDEN M5L8288 ADDRESS LATCH ALE 16 -> DEN DATA ENABLE OUTPH -CEN COMMAND ENABLE INPUT INTERRUPT *INTA ACKNOWLEDGE COMMAND OUTPUT *IORC (O READ *ORC DO READ ADDRESS ENABLE AEN 15 MEMORY READ MRDC 14 ADVANCED MEMORY WRITE AMWC 13 ADVANCED I/O AIOWC WRITE COMMAND OUTPUT MEMORY WRITE MWTC 12 11 TOWC I/O WRITE (0V)GND 10 Outline 20P4

PIN CONFIGURATION (TOP VIEW)

MITSUBISHI LSIs

T-52-33.55 BUS CONTROLLER





3—20

29E D 🔳 6249828 0014895 7 📖

M5L8288P

T-52-33-55 BUS CONTROLLER

_____ MITSUBISHI(MICMPTR/MIPRC) _____

PIN DESCRIPTIONS

.

. .

| Pin | Name | Input of output | Functions |
|--|--|--------------------|--|
| $\overline{S_0}, \overline{S_1}, \overline{S_2}$ | Status Input | Input | These are connected to the CPU status output $\overline{s_0} \sim \overline{s_2}$. The M5L8288P uses these signals to generate the proper timing command signals and control signals. All pins are provided with internal pull-up resistors. |
| CLK | Clock input | Input | Used to connect the clock generator M5L8284AP clock output CLK. All outputs of the M5L8288S change in synchronization with the clock input. |
| ALE | Address latch enable output | Output | Provides the strobe signal output for the address latches. This pin is connected to the STB pin of the M5L8282P or M5L8283P and used to latch the address from the CPU. When using any other address latch, the following conditions must be satisfied. 1. The enable input must be active high. 2. Data reading is always performed while the enable input is high. 3. The latching operation is performed as the enable input goes from high to low. |
| DEN | Data enable | Output | Provides the data enable signal for the local bus or a data transceiver on the system bus. Operates in active high mode. |
| | Data transmit/receive control output | Output | Controls the flow of data between CPU and memory or peripheral I/O devices. When this pin is high, the CPU can write data to the peripheral devices. When it is low, it can read data from the peripheral devices. It is connected to the transmit input T of the M5L8286P or M5L8287P bus transceivers. |
| AEN | Address enable input | input | When the IOB input is low and the AEN input is set to high, all command outputs are put in the high- impedance state. When the IOB input is high, there is no effect on the IORC, IOWC, AIOWC, and INTA out- puts, the command output other than these four going into the high-impedance state. None of the command outputs will go low until at least 115ns after AEN transits from high to low. |
| CEN | Command enable input | Input | When this pin is set to low, all command outputs and DEN are prohibited by the PDEN control output (not high-impedance state). When set to high, the above outputs are enabled. |
| IOB | Input/output bus mode input | Input | When this pin is set to high, the M5L8288P functions in the I/O bus mode, and when set to low it functions in the system bus mode. (The I/O bus mode and system bus mode are described in the functional description) |
| AIOWC | Advanced I/O write command output | Output | The AIOWC issues an I/O Write Command earlier in the machine cycle to give I/O devices an early indica- tion of a write instruction its timing is the same as a read command signal. Active low. |
| iowo | I/O write command output | Output | Instructs an I/O device to read the data on the data bus. Active low. |
| IORC | I/O read command output | Output | Instructs an I/O device to drive its data onto the data bus. Active low. |
| AMWC | Advanced write command output | Output | The AMWC issues a memory write command earlier in the machine cycle to give memory devices an early indication of a write instruction. Its timing is the same as a read command signal. Active low. |
| MWTO | Memory write command output | Output | Provides a write instruction to memory for the current data on the bus. Active low. |
| MRDC | Memory read command output | Output | Provides an output instruction to memory for the present data on the bus. Active low. |
| INTA | Interrupt acknowledge command output | Output | This output informs an interrupting device that it has accepted the interrupt, outputting a vector address out- put instruction to the data bus. IORC operates in the same manner for interrupt cycles. Active low. |
| MCE/ PDEN | Master cascade Enable output/ Peripheral data Enable output | Output | This output pin has two functions. When the IOB input is set to low: The MCE function is enabled. The signal acts as the enable signal which allows a slave PIC (M5L8259AP) to read the cascade address output to the bus by the master PIC during an interrupt sequence. Active high. When the IOB input is set to high: The PDEN function is enabled. This output provides the enable signal to the data bus transceiver connected to the I/O interface bus when an instruction occurs (IORC, IOWC, AIOWC, INTA). Operates the same way as DEN with respect to the system bus. |



17

29E D 🔳 6249828 0014896 9 🔳

MITSUBISHI LSIS M5L8288P

T-52-33-55

BUS CONTROLLER

MITSUBISHI(MICMPTR/MIPRC)

FUNCTIONAL DESCRIPTION

responding valid command output names.

The state of the command outputs and control outputs are determined by the CPU status outputs $\overline{S_0} \sim \overline{S_2}$. The table summarizes the states of the outputs $\overline{S_0} \sim \overline{S_2}$ and their cor-

Depending upon whether the M5L8288S is in the i/O bus mode or system bus mode, the command output sequence will vary.

STATUS INPUTS AND COMMAND OUTPUTS RELATIONSHIPS

| 8 | Si | ls? | 8086, 8088 status | Valid command output name | |
|---|----|-----|------------------------------|---------------------------|--|
| L | L | L. | Interrupt acknowledge | INTA | |
| L | L | н | Data read from an I/O port . | IORC | |
| L | н | Ľ | Data write to an I/O port | TOWC, AIOWC | |
| L | н | н | Halt | | |
| н | L | L | Instruction fetch | MRDC | |
| н | L | н | Read data from memory | MRDC | |
| н | н | L | Write data to memory | MWTC, AMWC | |
| Н | н | н | Passive state | - | |

1. I/O bus mode operation

When IOB is high, the M5L8288S function in the I/O bus mode.

In the I/O Bus mode all I/O command lines (IORC, IOWC, AIOWC, INTA) are always enabled (i.e., not dependent on AEN). When an I/O command is initiated by the processor, the 8288 immediately activates the command lines using PDEN and DT/R to control the I/O bus transceiver. The I/O command lines should not be used to control the system bus in this configuration because no arbitration is present. This mode allows one 8288 Bus Controller to handle two external busses. No waiting is involved when the CPU wants to gain access to the I/O bus. Normal memory access requires a "Bus Ready" signal (AEN LOW) before it will proceed. It is advantageous to use the IOB mode if I/O or peripherals dedicated to one processor exist in a multi-processor system.

2. System bus mode operation

When IOB is set to low, the M5L8288S enters the system bus mode. In this mode no command is issued until 115 ns after the \overline{AEN} Line is activated (LOW). This mode assumes bus arbitration logic will inform the bus controller (on the \overline{AEN} line) when the bus is free for use. Both memory and I/O commands wait for bus arbitration. This mode is used when only one bus exists. Here, both I/O and memory are shared by more than one processor.

3. AMWC and AIOWC outputs

With respect to the normal write control signals $\overline{\text{MWTC}}$ and $\overline{\text{IOWC}}$, the advanced-write command signals $\overline{\text{AMWC}}$ and $\overline{\text{AIOWC}}$ transit low one clock cycle earlier and remain low for two clock cycles.

These signals are used with peripheral devices or static RAM devices which require a long write pulse, so that the CPU does not go into an unnecessarily wait cycle.



29E D 🗰 6249828 0014897 0 🖿

MITSUBISHI(MICMPTR/MIPRC)

T-52-33-55 BUS CONTROLLER

ABSOLUTE MAXIMUM RATINGS (T_a=0~75°C, unless otherwise noted)

| Symbol | Parameter | Conditions | Ratings | Unit |
|----------------|--------------------------------------|------------|----------------------|------|
| Vco | Supply voltage | | -0.5~+7 | V |
| V _t | Input voltage | | -0.5~+5.5 | V |
| Vo | Output voltage | | -0.5~V _{cc} | V |
| Pd | Power dissipation | - | 1.5 | w |
| Topr | Operating free-air temperature range | | 0~75 | č |
| Tstg | Storage température range | | -65~+150 | J. C |

RECOMMENDED OPERATING CONDITIONS ($T_a=0~75$ °C, unless otherwise noted)

| Our shall | | Bernarden | | Limits | | | |
|-----------|--|-----------------|-----|--------|-----|------|--|
| Symbol | Parameter | | Min | Nom | Max | Unit | |
| Vca | Supply voltage ' | | 4.5 | 5 | 5.5 | v | |
| | High-level output current | Command outputs | | | ·5 | | |
| IOH. | | Control outputs | | | -1 | mA | |
| lol | Low-level output Command outputs current Control outputs | Command outputs | | | 32 | | |
| | | Control outputs | | | 16 | mA | |

ELECTRICAL CHARACTERISTICS (Ta=0~75°C, unless otherwise noted)

| Symbol | Paraméter Test conditions | | Test conditions | | Limits | | | |
|------------------------------|--|--------------------------|---|-----------------------|--------|------|------|------------|
| Symbol | | | Min | Тур | Max | Unit | | |
| VIH | High-level input voltage | | | | 2 | | | v |
| VIL | Low-level input voltage | | | | | | 0.8 | v |
| Vic | Input clamp voltage | Input clamp voltage | | | | | -1 | v |
| | High-level output voltage | Command outputs | Vcc=4.5V, Vi=2V | I _{0H} ≕—5mA | 2.4 | | | |
| V _{OH} ⁻ | | Control outputs | Vi=0.8V | I _{0н} =1mA | 2.4 | • | | Ŷ |
| | Low-level output voltage | Command outputs - | V _{cc} =4.5V, V _l =2V | I _{OL} =32mA | | | 0.5 | |
| Vol | | Control outputs | Vi≕0.8V | I _{OL} =16mA | | | 0.5 | . V |
| l _{iH} | High-level input voltage | High-level input voltage | | | | | 50 | μA |
| կլ | Low-level input voltage | Low-level Input voltage | | | | | -0.7 | mA |
| lozh | Off-state output current with high-level applied to output | | Vcc=5.5V, Vo=5.25V | , | | | 100 | μA |
| lozL | Off-state output current with low-level applied to output | | V _{CC} =5.5V, V _O =0.4V | | 1 | | -100 | μA |
| lcc | Supply current | | Vcc=5.5V | | 1 | | 160 | mA |



.

M5L8288P T-52-33-55 BUS CONTROLLER

MITSUBISHI(MICMPTR/MIPRC)

SWITCHING CHARACTERISTICS ($V_{cc}=5V\pm10\%$, $T_a=0\sim75$ °C, unless otherwise noted)

| Symbol | Parameter | Alternate | Test conditions | | Limits | | Unit | |
|--------------------------------------|--|-----------|-----------------|-----|--------|-----|------|--|
| Gymbol | | symbol | | Min | Тур | Max | | |
| t _{PLH} | Output low-level to high-level propagation time From CLK input to DEN output | | | 5 | | 45 | ńs | |
| t _{PHL} | Output high-level to tow-level propagation time From CLK input to PDEN output | | | | | | | |
| t _{PLH} | Output low-level to high-level propagation time From CLK input to DEN output. | | | 10 | | 45 | ns | |
| t _{PHL} | Output high-level to low-level propagation time From GLK input to PDEN output | | | | | | | |
| t _{PLH} | Output low-level to high-level propagation time From CLK input to ALE output | TCLLH | | | | 20 | ns | |
| t _{PLH} | Output low-level to high-level propagation time - From CLK input to MCE output | TCLMCH | | | | 20 | ns | |
| t _{PLH} | Output low-level to high-level propagation time From $\overline{S_0} \sim \overline{S_1}$ inputs to ALE output | TSVLH | | - | | 20 | ns | |
| t _{PLH} | Output low-level to high-level propagation time From $\overline{S_0} \sim \overline{S_1}$ inputs to MCE output | тѕумсн | - | | | 20 | ns | |
| t _{PHL} | Output high-level to low-level propagation time From GLK input to ALE output | TCHLL | | 4 | | 15 | ns | |
| t _{PHL} | Output high-level to Idw-level propagation time From CLK Input to MRDC, IORG, INTA, AMWC, MWTC, AIOWC, and IOWC outputs | TCLML | | 10 | | 35 | ns | |
| t _{PLH} | Output low-level to high-level propagation time From CLK input to MRDC, IORC, INTA, AMWC, MWTC, AIOWC, and IOWC outputs | тсімн | | 10 | • | 35 | ns | |
| t₽HL | Output high-level to tow-level propagation time From CLK input to DT/R output | TCHDTL | (Note 1) | | | 50 | ns | |
| t _{PLH} | Output low-level to high-level propagation time From CLK input to DT/R output | тснотн | | | | 30 | ns | |
| t _{PZH} | High-level output enable time From AEN input to MRDC, IORC, INTA, AMWC, MWTC, AlOWC, and IOWC outputs | TAELCH | | | | 40 | ns | |
| t _{PHZ} | High-level output disable time From AEN Input to MRDC, IORC, INTA, AMWC, MWTC, AIOWC, and IOWC outputs | TAEHCZ | | | : | 40 | ns | |
| t _{PHL} | Output high-level to low-level propagation time From AEN input to MRDC, IORC, INTA, AMWC, MWTC, AIOWC, and IOWC outputs | TAELCV | | 115 | | 200 | , ns | |
| t _{PLH} t _{PHL} | Output low-level to high-level and high-level to low-level propagation time From AEN input to DEN output | TAEVNV | | | | 20 | ns | |
| t _{PLH} t _{PHL} | Output low-level to high-level and high-level for low-level propagation time From CEN input to DEN and PDEN outputs | TCEVNV | | | | 25 | ns | |
| t _{PLH} t _{PHL} | Output low-level to high-level and high-level to low-level propagation time. From CEN Input to MRDC, IORC, INTA, AMWC, MWTC, ATOWC and IOWC outputs | TCELRH | | | | 35 | ns | |

TIMING REQUIREMENTS ($v_{cc}=5V\pm10\%$, $T_a=0\sim75$ °C, unless otherwise noted)

| | - Parameter | Alternate | Task and distant | Limits | | | Unit |
|-------------------------|---|-----------|------------------|--------|-----|-----|------|
| Symbol | | symbol | Test conditions | Min | Тур | Max | Unit |
| t _c . | Clock CLK cycle time | TCLCL | | 100 | | | ាន |
| tw(CLKL) | Clock CLK low pulse width | TCLCH | | 50 | | | ns |
| tw(olkh) | Clock CLK high pulse width | TCHCL |] | 30 | | | ns |
| t _{su(≌0} ~≅₂) | $\overline{S_0} \sim \overline{S_2}$ setup time with respect to T for the T ₁ state | TSVCH | | 35 | | | ns |
| th(ड₀~ड₂) | $\overline{S_0} \sim \overline{S_2}$ hold time with respect to T for the T4 state | TCHSV | | 10 | | | ns |
| t _{su(≌o~≌₂)} | $\overline{S_0} \sim \overline{S_2}$ setup time with respect to T for the T ₃ state | TSHCL | | 35 | | | ns |
| th(\$0~32) | $\overline{S_0} \sim \overline{S_2}$ hold time with respect to T for the T ₃ state | TCLSH | | 10 | | | ns |



3-24

296 🕨 🖿 6249828 0014899 4 🔳

-55

T-52-33

BUS CONTROLLER

MITSUBISHI(MICMPTR/MIPRC)

Note 1 : Test Circuit



Note 2

| Load circuit | tplHi tpHL | tpiz, tpzi | t _{рнz} , t _{рzн} |
|--------------------------------|--|---|-------------------------------------|
| Command output load circuit | 2. 14V 53Ω | 1.5V \$ 33 Ω | 1.5V \$ 180Ω |
| Control output load circuit | 2.28V 0 114Ω 114Ω 114Ω 114Ω 114Ω | , , , , , , , , , , , , , , , , , , , | |

Note 3 : AC TEST WAVE FORM



INPUT PULSE LEVEL : 0. 45~2. 4V

TIMING MEASUREMENT POINT : 1,5V



M5L8288P T-52-33-55

BUS CONTROLLER

MITSUBISHI(MICMPTR/MIPRC)

TIMING DIAGRAM

1. Command output timing



Note 3 : The address/data bus signals are shown only for reference. 4 : The ALE and MCE leading edge occurs in synchronization with the falling edge of CLK or S₀~S₂, whichever is later. 5 : Unless otherwise noted, the timing of all signals is respect to 1.5V



3-26

T-52-33-55

BUS CONTROLLER

MITSUBISHI (MICMPTR/MIPRC)



Note 6 : CEN must be low or valid prior to T₂ to prevent the command from being generated.

APPLICATION EXAMPLE



MITSUBISHI

ELECTRIC

3-27