CMOS 512K (64K x 8) FLASH MEMORY

- FAST ACCESS TIME: 100ns
- LOW POWER CONSUMPTION
 Standby Current: 200µA Max
- 10,000 ERASE/PROGRAM CYCLES
- 12V PROGRAMMING VOLTAGE
- TYPICAL BYTE PROGRAMMING TIME 10µs (PRESTO F ALGORITHM)

SGS-THOMSON MICROELECTRONICS

- ELECTRICAL CHIP ERASE IN 1s RANGE
- INTEGRATED ERASE/PROGRAM-STOP TIMER



Figure 1. Logic Diagram

DESCRIPTION

The M28F512 FLASH MEMORY is a non-volatile memory which may be erased electrically at the chip level and programmed byte-by-byte. It is organised as 64K bytes of 8 bits. It uses a command register architecture to select the operating modes and thus provides a simple microprocessor interface. The M28F512 FLASH MEMORY is suitable for applications where the memory has to be reprogrammed in the equipment. The access time of 100ns makes the device suitable for use in high speed microprocessor systems.

Table 1. Signal N	lames
-------------------	-------

A0 - A15	Address Inputs
DQ0 - DQ7	Data Inputs / Outputs
Ē	Chip Enable
G	Output Enable
\overline{w}	Write Enable
VPP	Program Supply
Vcc	Supply Voltage
V _{SS}	Ground



Figure 2A. DIP Pin Connections

Vpp	۵	1	$\overline{}$	32	Ъ	VCC
NC	d	2		31	Б	W
A15	q	3		30	Ь	NC
A12	C	4		29	Ъ	A14
A7	q	5		28	þ	A13
A6	q	6		27	þ	A8
A5	þ	7		26	þ	A9
A4	q	8		25	þ	A11
A3	q	9	M28F512	24	þ	G
A2	q	10		23	þ	A10
A1	q	11		22	þ	Ē
AO	q	12		21	þ	DQ7
DQO	q	13		20	Þ	DQ6
DQ1	q	14		19	þ	DQ5
DQ2	q	15		18	þ.	DQ4
VSS	đ	16		17	þ	DQ3
			VA	0054	9	

Warning: NC = No Connection

Table 2. Absolute Maximum Ratings

 22
 b
 E
 A1
 A10

 21
 b
 DQ7
 A0
 DQ7

 20
 b
 DQ6
 DQ0
 F

 19
 b
 DQ5
 DQ0
 DQ7

 18
 b
 DQ4
 T7
 DQ7

 17
 b
 DQ3
 C
 C

 VA00549
 VA00550
 VA00550
 VA00550

Symbol	Parameter		Value	Unit				
TA	Ambient Operating Temperature	grade 1 grade 3 grade 6	0 to 70 40 to 125 40 to 85	°C				
T _{STG}	Storage Temperature		-65 to 150	°C				
V _{IO}	Input or Output Voltages		D Input or Output Voltages		Input or Output Voltages		-0.6 to 7	v
Vcc	Supply Voltage		-0.6 to 7	v				
V _{A9}	A9 Voltage		-0.6 to 13.5	v				
V _{PP}	Program Supply Voltage, during Erase or Programming		-0.6 to 14	v				

Note: Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the SGS-THOMSON SURE Program and other relevant quality documents.

DEVICE OPERATION

The M28F512 FLASH MEMORY employs a technology similar to a 512K EPROM but adds to the device functionality by providing electrical erasure and programming. These functions are managed by a command register. The functions that are addressed via the command register depend on the voltage applied to the V_{PP}, program voltage, input. When V_{PP} is less than or equal to 6.5V, the command register is disabled and M28F512 functions as a read only memory providing operating modes similar to an EPROM (Read, Output Disable, Electronic Signature Read and Standby). When V_{PP} is raised to 12V the command register is enabled and this provides, in addition, Erase and Program operations.



Figure 2B. LCC Pin Connections



READ ONLY MODES, $V_{PP} \le 6.5V$

For all Read Only Modes, except Standby Mode, the Write Enable input W should be High. In the Standby Mode this input is 'don't care'.

Read Mode. The M28F512 has two enable inputs, \overline{E} and \overline{G} , both of which must be Low in order to output data from the memory. The Chip Enable (\overline{E}) is the power control and should be used for device selection. Output Enable (\overline{G}) is the output control and should be used to gate data on to the output, independant of the device selection.

Standby Mode. In the Standby Mode the maximum supply current is reduced from 30mA to 200µA. The device is placed in the Standby Mode by applying a High to the Chip Enable (\overline{E}) input. When in the Standby Mode the outputs are in a high impedance state, independent of the Output Enable (\overline{G}) input.

Output Disable Mode. When the Output Enable (\overline{G}) is High the outputs are in a high impedance state.

Electronic Signature Mode. This mode allows the read out of two binary codes from the device which identify the manufacturer and device type. This mode is intended for use by programming equipment to automatically select the correct erase and programming algorithms. The Electronic Signature Mode is active when a high voltage (11.5V to 13V) is applied to address line A9 with E and G Low. With A0 Low the output data is the manufacturer code, when A0 is High the output is the device type code. All other address lines should be maintained Low while reading the codes.

READ/WRITE MODES, $11.4V \le V_{PP} \le 12.6V$

When VPP is High both read and write operations may be performed. These are defined by the contents of an internal command register. Commands may be written to this register to set-up and execute, Erase, Erase Verify, Program, Program Verify and Reset modes. Each of these modes needs 2 cycles. Every mode starts with a write operation to set-up the command, this is followed by either read or write operations. The device expects the first cycle to be a write operation and does not corrupt data at any location in memory. Read mode is set-up with one cycle only and may be followed by any number of read operations to output data. Electronic Signature Read mode is set-up with one cycle and followed by a read cycle to output the manufacturer or device codes.

A write to the command register is made by bringing W Low while E is Low. The falling edge of W latches Addresses, while the rising edge latches Data, which are used for those commands that require address inputs, command input or provide data output.

When the device is powered up and when V_{PP} is \leq 6.5V the contents of the command register default to 00h, thus automatically setting-up Read operations. In addition a specific command may be used to set the command register to 00h for reading the memory.

The system designer may chose to provide a constant high V_{PP} and use the register commands for all operations, or to switch the V_{PP} from low to high only when needing to erase or program the memory. All command register access is inhibited when

	VPP	Operation	Ē	G	w	A9	DQ0 - DQ7
Read Only	VPPL	Read	VIL	VIL	V _{IH}	A9	Data Output
		Output Disable	VIL	ViH	Vн	х	Hi-Z
		Standby	ViH	x	X	х	Hi-Z
		Electronic Signature	VIL	VIL	ViH	VID	Codes
Read/Write (2)	VPPH	Read	V _{IL}	VIL	VIH	A9	Data Output
		Write	ViL	VIH	VIL Pulse	A9	Data Input
		Output Disable	VIL	VIH	VIH	х	Hi-Z
		Standby	VIH	x	X	x	Hi-Z

Table 3. Operations ⁽¹⁾

Note: 1. $X = V_{IL}$ or V_{IH}

2. Refer also to the Command Table



Table 4. Electronic Signature

Identifier	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	Hex Data
Manufacturer's Code	VIL	0	0	1	0	0	0	0	0	20h
Device Code	VIH	0	0	0	0	0	0	1	0	02h

Table 5. Commands (1)

Command	Cycles	Tycles 1st Cycle			2nd Cycle				
	Oyeles	Operation	A0-A15	DQ0-DQ7	Operation	A0-A15	DQ0-DQ7		
Read	1	Write	х	00h					
Electronic	2	Write	x	90h	Read 0000h		20h		
Signature		WING	~	5011	Read	0001h	02h		
Setup Erase/	2	Write	х	20h					
Erase	-				Write	Х	20h		
Erase Verify	2	Write	A0-A15	0A0h	Read	x	Data Output		
Setup Program/	2	Write	х	40h					
Program	2				Write	A0-A15	Data Input		
Program Verify	2	Write	x	0C0h	Read	х	Data Output		
Reset	2	Write	х	0FFh	Write	х	0FFh		

Note: 1. X = VIL or VIH

READ/WRITE MODES (cont'd)

 V_{CC} falls below the Erase/Write Lockout Voltage (V_{LKO}) of 2.5V.

If the device is deselected during Erasure, Programming or Verification it will draw active supply currents until the operations are terminated.

The device is protected against stress caused by long erase or program times. If the end of Erase or Programming operations are not terminated by a Verify cycle within a maximum time permitted, an internal stop timer automatically stops the operation. The device remains in an inactive state, ready to start a Verify or Reset Mode operation.

Read Mode. The Read Mode is the default at power up or may be set-up by writing 00h to the command register. Subsequent read operations output data from the memory. The memory remains in the Read Mode until a new command is written to the command register. Electronic Signature Mode. In order to select the correct erase and programming algorithms for onboard programming, the manufacturer and devices code may be read directly. It is not neccessary to apply a high voltage to A9 when using the command register. The Electronic Signature Mode is set-up by writing 90h to the command register. The following read cycle, with address inputs 0000h or 0001h, output the manufacturer or device type codes. The command is terminated by writing another valid command to the command register (for example Reset).

Erase and Erase Verify Modes. The memory is erased by first Programming all bytes to 00h, the Erase command then erases them to 0FFh. The Erase Verify command is then used to read the memory byte-by-byte for a content of 0FFh.

The Erase Mode is set-up by writing 20h to the command register. The write cycle is then repeated to start the erase operation. Erasure starts on the rising edge of \overline{W} during this second cycle. Erase is



4/16

READ/WRITE MODES (cont'd)

followed by an Erase Verify which reads an addressed byte.

Erase Verify Mode is set-up by writing 0A0h to the command register and at the same time supplying the address of the byte to be verified. The rising edge of W during the set-up of the first Erase Verify Mode stops the Erase operation. The following read cycle is made with an internally generated margin voltage applied, reading 0FFh indicates that all bits of the addressed byte are fully erased. The whole contents of the memory are verified by repeating the Erase Verify Operation, first writing the set-up code 0A0h with the address of the byte to be verified and then reading the byte contents in a second read cycle.

As the Erase algorithm flow chart shows, when the data read during Erase Verify is not 0FFh, another Erase operation is performed and verification continues from the address of the last verified byte. The command is terminated by writing another valid command to the command register (for example Program or Reset).

AC MEASUREMENT CONDITIONS

Input Rise and Fall Times	≤ 10ns
Input Pulse Voltages	0.45V to 2.4V
Input and Output Timing Ref. Voltages	0.8V to 2V

Note that Output Hi-Z is defined as the point where data is no longer driven.

Figure 3. AC Testing Input Output Waveforms



Program and Program Verify Modes. The Program Mode is set-up by writing 40h to the command register. This is followed by a second write cycle which latches the address and data of the byte to be programmed. The rising edge of \overline{W} during this secind cycle starts the programming operation. Programming is followed by a Program Verify of the data written.

Program Verify Mode is set-up by writing 0C0h to the command register. The rising edge of W during the set-up of the Program Verify Mode stops the Programming operation. The following read cycle, of the address already latched during programming, is made with an internally generated margin voltage applied, reading valid data indicates that all bits have been programmed.

Reset Mode. This command is used to safely abort Erase or Program Modes. The Reset Mode is set-up and performed by writing twice OFFh to the command register. The command should be followed by writing a valid command to the the command register (for example Read).

Figure 4. AC Testing Load Circuit



Table 6. Capacitance (T_A = 25 °C, f = 1 MHz)

Symbol	Parameter	Test Condition	Min	Мах	Unit
CIN	Input Capacitance	V _{IN} = 0V		6	pF
COUT	Output Capacitance	V _{OUT} = 0V		12	pF

Note: this parameter is sampled only and not tested100%



Table 7. DC Characteristics

Symbol	Parameter	Test Condition	Min	Max	Unit
lu	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±1	μA
ILO	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$		±10	μA
lcc	Supply Current (Read)	$\overline{E} = V_{IL}$, f = 6MHz		30	mA
lcc1	Supply Current (Standby) TTL	Ē = V _{IH}		1	mA
1001	Supply Current (Standby) CMOS	$\overline{E} = V_{CC} \pm 0.2V$		200	μA
I _{CC2} ⁽¹⁾	Supply Current (Programming)	During Programming		10	mA
lcc3 ⁽¹⁾	Supply Current (Program Verify)	During Verify		30	mA
ICC4 (1)	Supply Current (Erase)	During Erasure		15	mA
ICC5 (1)	Supply Current (Erase Verify)	During Erase Verify		30	mA
ILPP	Program Leakage Current	VPP S VCC		±100	μA
IPP	Program Current (Read or	VPP > VCC		200	μA
IFF	Standby)	$V_{PP} \leq V_{CC}$		±100	μA
IPP1 ⁽¹⁾	Program Current (Programming)	VPP = VPPH, During Programming		30	m/
I _{PP2} ⁽¹⁾	Program Current (Program Verify)	V _{PP} = V _{PPH} , During Verify		5	m/
I _{PP3} ⁽¹⁾	Program Current (Erase)	V _{PP} = V _{PPH} , During Erase		30	m/
I _{PP4} ⁽¹⁾	Program Current (Erase Verify)	V _{PP} = V _{PPH} , During Erase Verify		5	mÆ
VIL	Input Low Voltage		-0.5	0.8	V
VIH	Input High Voltage TTL		2	V _{CC} + 0.5	V
▼ IA	Input High Voltage CMOS		0.7 V _{CC}	V _{CC} + 0.5	٧
VOL	Output Low Voltage	I _{OL} = 5.8mA (grade 1)		0.45	V
VOL	Culput Low Voltage	I _{OL} = 2.1mA (grade 3 & 6)		0.45	V
		I _{OH} = -100µА	4.1	$\begin{array}{c c} 30 \\ 1 \\ 200 \\ 10 \\ 30 \\ 15 \\ 30 \\ \pm 100 \\ 200 \\ \pm 100 \\ 30 \\ 5 \\ 30 \\ 5 \\ 30 \\ 5 \\ 0.8 \\ V_{CC} + 0.5 \\ V_{CC} + 0.5 \\ V_{CC} + 0.5 \\ 0.45 \\ 0.45 \\ 0.45 \\ \end{array}$	V
Vон	Output High Voltage CMOS	l _{он} = –1mА	V _{CC} -0.8		V
		I _{OH} = -2.5mA (grade 1)	V _{CC} -0.8		V
	Output High Voltage TTL	I _{OH} = -2.5mA	2.4		٧
VPPL	Program Voltage (Read Operations)		0	6.5	v
VPPH	Program Voltage (Read/Write Operations)		11.4	12.6	v
VID	A9 Voltage (Electronic Signature)		11.5	13	v
(ID (1)	A9 Current (Electronic Signature)	A9 = V _{ID}		200	μA
V _{LKO}	Supply Voltage, Erase/Program Lock-out		2.5		v

Note: 1. Not 100% Tested. Characterisation Data available.



Table 8A. Read Only Mode AC Characteristics

 $(T_A = 0 \text{ to } 70 \text{ °C}, -40 \text{ to } 85 \text{ °C}, -40 \text{ to } 125 \text{ °C}; V_{CC} = 5V \pm 10\%; 0V \le V_{PP} \le 6.5V)$

		Alt Parameter						
Symbol	Symbol Alt		Test Condition	-1	10	-1	Unit	
				Min	Max	Min	20 120 0	
tavav	tRC	Read Cycle Time	$\overline{E}=V_{1L},\overline{G}=V_{1L}$	100		120		ns
tavqv	tacc	Address Valid to Output Valid	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$		100		120	ns
t _{ELQX} ⁽¹⁾	t∟z	Chip Enable Low to Output Transition	G = V⊫	0		0		ns
telqv	tce	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		100		120	ns
t _{GLQX} ⁽¹⁾	tolz	Output Enable Low to Output Transition	Ē = V _{IL}	0		0		ns
tGLQV	toe	Output Enable Low to Output Valid	Ē = V _{IL}		45		50	ns
t _{EHQZ} ⁽¹⁾		Chip Enable High to Output Hi-Z	G = VIL	0	40	0	40	ns
t _{GHQZ} ⁽¹⁾	tDF	Output Enable High to Output Hi-Z	Ē = VIL	0	30	0	30	ns
taxax	toн	Address Transition to Output Transition	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	0		0		ns

Note: 1. Sampled only, not 100% tested

Table 8B. Read Only Mode AC Characteristics ((TA = 0 to 70 °C, -40 to 85 °C, -40 to 125 °C; V_{CC} = 5V \pm 10%; 0V \leq V_{PP} \leq 6.5V)

Symbol	Ait	Parameter	Test Condition	M28F512				
				-15		-20		Unit
				Min	Max	Min	Max]
tavav	t _{RC}	Read Cycle Time	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	150		200		ns
tavav	tacc	Address Valid to Output Valid	$\overline{E}=V_{1L},\overline{G}=V_{1L}$		150		200	ns
t _{ELQX} ⁽¹⁾	t _{LZ}	Chip Enable Low to Output Transition	G = VIL	0		0		ns
tELQV	tce	Chip Enable Low to Output Valid	$\overline{G} = V_{\text{IL}}$		150		200	ns
t _{GLOX} ⁽¹⁾	tolz	Output Enable Low to Output Transition	Ē = V _{IL}	0		0		ns
tGLQV	toe	Output Enable Low to Output Valid	Ē = V _{IL}		55		60	ns
t _{EHQZ} (1)		Chip Enable High to Output Hi-Z	G = VIL	0	55	0	60	ns
t _{GHQZ} (1)	tDF	Output Enable High to Output Hi-Z	Ē = V _{IL}	0	35	0	40	ns
taxox	tон	Address Transition to Output Transition	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	0	=	0		ns

Note: 1. Sampled only, not 100% tested















Figure 7. Electronic Signature Command Waveforms



Table 9A. Read/Write Mode AC Characteristics - \overline{W} and \overline{E} Controlled (T_A = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C; V_{CC} = 5V ± 5% or 5V ± 10%)

Symbol	Alt	Parameter		M28F512			
			-1	-10		-12	
			Min	Max	Min	Max	
t VPHEL		VPP High to Chip Enable Low	1		1		μs
t _{VPHWL}		VPP High to Write Enable Low	1		1		μs
twнwнз	twc	Write Cycle Time	100		120		ns
tavwl	tas	Address Valid to Write Enable Low	0		0		ns
tavel		Address Valid to Chip Enable Low	0		0		ns
twLAX	t _{AH}	Write Enable Low to Address Transition	60		60		ns
tELAX		Chip Enable Low to Address Transition	80		80		ns
t ELWL	tcs	Chip Enable Low to Write Enable Low	20		20		ns
twlei		Write Enable Low to Chip Enable Low	0		0		ns
tGHWL		Output Enable High to Write Enable Low	0		0		μs
t GHEL		Output Enable High to Chip Enable Low	0		0		μs
t _{DVWH}	t _{DS}	Input Valid to Write Enable High	50		50		ns
t _{DVEH}		Input Valid to Chip Enable High	50		50		ns
twlwh	twp	Write Enable Low to Write Enable High (Write Pulse)	60		60		ns
t _{ELEH}		Chip Enable Low to Chip Enable High (Write Pulse)	70		70		ns
twhdx	tон	Write Enable High to Input Transition	10		10		ns
t _{EHDX}		Chip Enable High to Input Transition	10		10		ns
twnwn1		Duration of Program Operation	9.5		9.5		μs
tенент		Duration of Program Operation	9.5		9.5		μs
twhwh2		Duration of Erase Operation	9.5		9.5		ms
twhen	tсн	Write Enable High to Chip Enable High	0		0		ns
tенwн		Chip Enable High to Write Enable High	0		0		ns
twhwL	twpн	Write Enable High to Write Enable Low	20		20		ns
tehel		Chip Enable High to Chip Enable Low	20		20		ns
twhgl		Write Enable High to Output Enable Low	6		6		μs
tehgl		Chip Enable High to Output Enable Low	6		6		μs
tavov	tacc	Addess Valid to data Output		100		120	ns
t _{ELQX} ⁽¹⁾	t∟z	Chip Enable Low to Output Transition	0		0		ns
tELQV	t _{CE}	Chip Enable Low to Output Valid		100		120	ns
t _{GLQX} ⁽¹⁾	toLZ	Output Enable Low to Output Transition	0		0		ns
tGLQV	toe	Output Enable Low to Output Valid		45		50	ns
t _{EHQZ} ⁽¹⁾		Chip Enable High to Output Hi-Z		40		50	ns
t _{GHQZ} ⁽¹⁾	t _{DF}	Output Enable High to Output Hi-Z		30		30	ns
tAXQX	tон	Address Transition to Output Transition	0		0		ns

Notes: 1. Sampled only, not 100% tested
 2. A Write is enabled by a valid combination of Chip Enable (E) and Write Enable (W). When Write is controlled by Chip Enable (with a Chip Enable pulse width smaller than Write Enable), all timings should be measured relative to Chip Enable waveform.



M28F512 Symbol Alt Parameter Unit -15 -20 Min Max Min Max VPP High to Chip Enable Low TVPHEL 1 1 μs **t**VPHWL VPP High to Write Enable Low 1 1 μs Write Cycle Time twнwнз twc 150 200 ns **t**AVWL tas Address Valid to Write Enable Low 0 0 ns **t**AVEL Address Valid to Chip Enable Low 0 0 ns **t**WLAX tан Write Enable Low to Address Transition 60 60 ns Chip Enable Low to Address Transition **t**FLAX 80 80 ns **t**ELWL tcs Chip Enable Low to Write Enable Low 20 20 ns twi Fi Write Enable Low to Chip Enable Low 0 0 ns tGHWL Output Enable High to Write Enable Low 0 0 μs **t**GHEL Output Enable High to Chip Enable Low 0 0 μs tovwн t_{DS} Input Valid to Write Enable High 50 50 ns Input Valid to Chip Enable High **t**DVEH 50 50 ns twiwн twp Write Enable Low to Write Enable High (Write Pulse) 60 60 ns **t**ELEH Chip Enable Low to Chip Enable High (Write Pulse) 70 70 ns **t**whbx tон Write Enable High to Input Transition 10 10 ns **t**EHDX Chip Enable High to Input Transition 10 10 ns twHWH1 Duration of Program Operation 9.5 9.5 us tenen1 Duration of Program Operation 9.5 9.5 μs twнwн2 Duration of Erase Operation 9.5 9.5 ms twhen tсн Write Enable High to Chip Enable High 0 0 ns Chip Enable High to Write Enable High tenwn 0 0 ns twhwL twph Write Enable High to Write Enable Low 20 20 ns Chip Enable High to Chip Enable Low **t**EHEL 20 20 ns Write Enable High to Output Enable Low twhat 6 6 μs **TEHGL** Chip Enable High to Output Enable Low 6 6 μs tavgv tacc Addess Valid to data Output 150 200 ns telax (1) tı z Chip Enable Low to Output Transition 0 0 ns **t**ELQV Chip Enable Low to Output Valid t_{CE} 150 200 ns tGLQX (1) toLZ Output Enable Low to Output Transition 0 0 ns Output Enable Low to Output Valid tGLQV tor 55 60 ns t_{EHQZ} (1) Chip Enable High to Output Hi-Z 55 60 ns tghoz (1) **t**DF Output Enable High to Output Hi-Z 35 40 ns

Table 9B. Read/Write Mode AC Characteristics - W and E Controlled

 $(T_A = 0 \text{ to } 70 \text{ °C}, -40 \text{ to } 85 \text{ °C or } -40 \text{ to } 125 \text{ °C}; V_{CC} = 5V \pm 5\% \text{ or } 5V \pm 10\%)$

tон Notes: 1. Sampled only, not 100% tested

tAXQX

2. A Write is enabled by a valid combination of Chip Enable (Ē) and Write Enable (W). When Write is controlled by Chip Enable (with a Chip Enable pulse width smaller than Write Enable), all timings should be measured relative to Chip Enable waveform.

0

0

Address Transition to Output Transition



ns









Figure 9. Program Set-up and Program Verify Commands Waveforms - W Controlled



Figure 10. Program Set-up and Program Verify Commands Waveforms - E Controlled

14/16



Figure 11. Erasing Flowchart

Limit: 1000 at grades 1 & 6; 6000 at grade 3.

PRESTO F ERASE ALGORITHM

The PRESTO F Erase Algorithm guarantees that the device will be erased in a reliable way. The algorithm first programms all bytes to 00h in order to ensure uniform erasure. The programming follows the Presto F Programming Algorithm (see below). Erase is set-up by writing 20h to the command register, the erasure is started by repeating this write cycle. Erase Verify is set-up by writing 0A0h to the command register together with the address of the byte to be verified. The subsequent read cycle reads the data which is compared to 0FFh. Erase Verify begins at address 0000h and continues to the last address or until the comparison of the data to 0FFh fails. If this occurs, the address of the last byte checked is stored and a new Erase operation performed. Erase Verify then continues from the address of the stored location.

Figure 12. Programming Flowchart



PRESTO F PROGRAM ALGORITHM

The PRESTO F Programming Algorithm applies a series of 10µs programming pulses to a byte until a correct verify occurs. Up to 25 programming operations are allowed for one byte. Program is set-up by writing 40h to the command register, the programming is started after the next write cycle which also latches the address and data to be programmed. Program Verify is set-up by writing 0C0h to the command register, followed by a read cycle and a compare of the data read to the data expected. During Program and Program Verify operations a MARGIN MODE circuit is activated to guarantee that the cell is programmed with a safety margin.



ORDERING INFORMATION



For a list of available options of Speed, V_{CC} Tolerance, Package and Temperature Range, refer to the Selector Guide in this Data Book or to the current Memory Shortform Catalogue. For further information on any aspect of this device, please contact our Sales Office nearest you.

> SGS-THOMSON MICROELECTRONICS

16/16