SGS-THOMSON MICROELECTRONICS

M27C128A

CMOS 128K (16K x 8) UV EPROM

ADVANCE DATA

- VERY FAST ACCESS TIME: 120ns
- COMPATIBLE WITH HIGH SPEED MICRO-PROCESSORS, ZERO WAIT STATE
- LOW POWER "CMOS" CONSUMPTION:
 - Active Current 30mA
 - Standby Current 100µA
- PROGRAMMING VOLTAGE: 12.75V
- ELECTRONIC SIGNATURE FOR AUTOMATED PROGRAMMING
- PROGRAMMING TIMES OF AROUND 2sec. (PRESTO II ALGORITHM)

DESCRIPTION

The M27C128A is a high speed 131,072 bit UV erasable and electrically programmable memory EPROM ideally suited for microprocessor systems requiring large programs. It is organized as 16,384 by 8 bits.

The 28 pin Window Ceramic Frit-Seal Dual-in-Line package has transparent lid which allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written to the device by following the programming procedure.

| A0 - A13 | Address Inputs |
|----------|----------------|
| Q0 - Q7 | Data Outputs |
| Ē | Chip Enable |
| G | Output Enable |
| P | Program |
| VPP | Program Supply |
| Vcc | Supply Voltage |
| Vss | Ground |

Table 1. Signal Names



Figure 1. Logic Diagram



May 1992

| Symbol | Parameter | | Value | Unit |
|-------------------|--------------------------------|--------------------|----------------------|------|
| T _A | Ambient Operating Temperature: | grade 1 grade 6 | 0 to 70 -40 to 85 | °C |
| T _{BIAS} | Temperature Under Bias | | -50 to 125 | °C |
| T _{STG} | Storage Temperature | | -65 to 150 | °C |
| Vio | Input or Output Voltages | | -0.6 to 7 | v |
| Vcc | Supply Voltage | | -0.6 to 7 | v |
| V _{A9} | A9 Voltage | | -0.6 to 13.5 | v |
| VPP | Program Supply Voltage | | -0.6 to 14 | v |

Table 2. Absolute Maximum Ratings

Note: Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the SGS-THOMSON SURE Program and other relevant quality documents.

Figure 2. DIP Pin Connections



DEVICE OPERATION

The modes of operation of the M27C128A are listed in the Operating Modes table. A single 5V power supply is required in the read mode. All inputs are TTL levels except for V_{PP} and 12V on A9 for Electronic Signature.

Read Mode

The M27C128A has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable (\overline{E}) is the power control and should be used for device selection. Output Enable (\overline{G}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that the addresses are stable, the address access time (t_{AVQV}) is equal to the delay from \overline{E} to output (t_{ELQV}). Data is available at the output after a delay of t_{CLQV} from the falling edge of \overline{G} , assuming that \overline{E} has been low and the addresses have been stable for at least tAVQV-t_{CLQV}.

Standby Mode

The M27C128A has a standby mode which reduces the active current from 30mA to 100μ A. The M27C128A is placed in the standby mode by applying a CMOS high signal to the \overline{E} input. When in the standby mode, the outputs are in a high impedance state, independent of the \overline{G} input.

Two Line Output Control

Because EPROMs are usually used in larger memory arrays, this product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:

- a. the lowest possible memory power dissipation,
- b. complete assurance that output bus contention will not occur.

For the most efficient use of these two control lines, \vec{E} should be decoded and used as the primary device selecting function, while \vec{G} should be made a common connection to all devices in the array and connected to the READ line from the system



DEVICE OPERATION (cont'd)

control bus. This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is required from a particular memory device.

System Considerations

The power switching characteristics of Advanced CMOS EPROMs require careful decoupling of the devices. The supply current, I_{CC}, has three segments that are of interest to the system designer: the standby current level, the active current level, and transient current peaks that are produced by the falling and rising edges of \overline{E} . The magnitude of the transient current peaks is dependent on the capacitive and inductive loading of the device at the output.

The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors. It is recommended that a 1 μ F ceramic capacitor be used on every device between V_{CC} and V_{SS}. This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a 4.7 μ F bulk electrolytic capacitor should be used between V_{CC} and V_{SS} for every eight devices. The bulk capacitor should be located near the power supply connection point. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

Programming

When delivered (and after each erasure for UV EPROM), all bits of the M27C128A are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be present in the data word. The only way to change a "0" to a "1" is by die exposition to ultraviolet light (UV EPROM). The M27C128A is in the programming mode when V_{pp} input is at 12.75V, and \overline{E} and \overline{P} are at TTL-low. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL. V_{CC} is specified to be 6.25V \pm 0.25V.

PRESTO II Programming Algorithm

PRESTO II Programming Algorithm allows the whole array to be programmed, with a guaranteed margin, in around 2 seconds. Programming with PRESTO II involves in applying a sequence of 100µs program pulses to each byte until a correct verify occurs. During programming and verify operation, a MARGIN MODE circuit is automatically activated in order to guarantee that each cell is programmed with enough margin. No overprogram pulse is applied since the verify in MARGIN MODE provides necessary margin to each programmed cell.

Mode Ē Ε G A9 Q0 - Q7 VPP Read х VIL ٧L νн Vcc Data Out Output Disable ٧_{IL} х Vн Vн Vcc Hi-Z Program Vii Vн VIL Pulse х Vpp Data In Verify х VIL ٧L νн VPP Data Out Program Inhibit х νн х х VPP Hi-Z Standby VIH Х Х х Vcc Hi-Z ٧ı Electronic Signature ٧ı Vн Vin Vcc Codes

Table 3. Operating Modes

Notes: $X = V_{IH}$ or V_{IL} , $V_{ID} = 12V \pm 0.5V$.

Table 4. Electronic Signature

| Identifier | AO | Q7 | Q6 | Q5 | Q4 | Q3 | Q2 | Q1 | Q0 | Hex Data |
|---------------------|-----------------|----|----|----|----|----|----|----|----|----------|
| Manufacturer's Code | VIL | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 20h |
| Device Code | V _{IH} | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0Ah |



AC MEASUREMENT CONDITIONS

| Input Rise and Fall Times | ≤ 20ns |
|---------------------------------------|-------------|
| Input Pulse Voltages | 0.4 to 2.4V |
| Input and Output Timing Ref. Voltages | 0.8 to 2.0V |

Note that Output Hi-Z is defined as the point where data is no longer driven.

Figure 3. AC Testing Input Output Waveforms





Table 5. Capacitance $(T_A = 25 \text{ °C}, f = 1 \text{ MHz})$

| Symbol | Parameter | Test Condition | Min | Max | Unit |
|-----------------|--------------------|-----------------------|-----|-----|------|
| C _{IN} | Input Capacitance | $V_{IN} = 0V$ | | 6 | pF |
| Cout | Output Capacitance | V _{OUT} = 0V | | 12 | pF |

Note: This parameter is sampled only and not tested 100%.

Figure 5. Read Mode AC Waveforms





Table 6. Read Mode DC Characteristics (1)

| Symbol | Parameter | Test Condition | Min | Max | Unit |
|------------------|-------------------------------|--|------------------------|---------------------|------|
| ILI | Input Leakage Current | $0V \le V_{IN} \le V_{CC}$ | | ±10 | μA |
| ILO | Output Leakage Current | $0V \le V_{OUT} \le V_{CC}$ | | ±10 | μΑ |
| lcc | Supply Current | $\overline{E} = V_{iL}, \overline{G} = V_{iL}, f = 5MHz$ | | 30 | mA |
| I _{CC1} | Supply Current (Standby) TTL | Ē = V _{IH} | | 1 | mA |
| ICC2 | Supply Current (Standby) CMOS | \overline{E} > V _{CC} – 0.2V | | 100 | μA |
| IPP | Program Current | VPP = VCC | | 100 | μA |
| VIL | Input Low Voltage | | -0.3 | 0.8 | v |
| VIH | Input High Voltage | | 2 | V _{CC} + 1 | v |
| VOL | Output Low Voltage | $I_{OL} = 2.1 \text{mA}$ | | 0.4 | v |
| VoH | Output High Voltage TTL | I _{OH} = -400µА | 2.4 | | V |
| FOR | Output High Voltage CMOS | $I_{OH} = -100 \mu A$ | V _{CC} - 0.7V | | v |

 $(T_A = 0 \text{ to } 70 \text{ °C or } -40 \text{ to } 85 \text{ °C}; V_{CC} = 5V \pm 10\%; V_{PP} = V_{CC})$

Note: 1. Vcc must be applied simultaneously with or before VPP and removed simultaneously or after VPP.

Table 7. Read Mode AC Characteristics ⁽¹⁾ (T_A = 0 to 70 °C or -40 to 85 °C; V_{CC} = 5V \pm 10%; V_{PP} = V_{CC})

| | | | Test Condition | M27C128A | | | | | | |
|----------------------------------|------|--|---|----------|-----|-----|-----|-----|-----|------|
| Symbol Alt | Alt | Parameter | | -12 | | -1 | -15 | | 20 | Unit |
| | | | | Min | Max | Min | Max | Min | Max | 1 |
| tavov | tacc | Address Valid to Output Valid | $\overline{E} = V_{IL}, \overline{G} = V_{IL}$ | | 120 | | 150 | | 200 | ns |
| telov | tCE | Chip Enable Low to Output Valid | $\overline{G} = V_{1L}$ | | 120 | | 150 | | 200 | ns |
| tGLQV | toe | Output Enable Low to Output Valid | Ē = V _{IL} | | 60 | | 75 | | 80 | ns |
| t _{EHQZ} ⁽²⁾ | tDF | Chip Enable High to Output Hi-Z | G ≈ V _{IL} | 0 | 35 | 0 | 35 | 0 | 50 | ns |
| t _{GHQZ} ⁽²⁾ | tDF | Output Enable High to Output Hi-Z | Ē = VIL | 0 | 35 | 0 | 35 | 0 | 50 | ns |
| taxox | tон | Address Transition to Output Transition | $\overline{E} = V_{IL}, \overline{G} = V_{IL}$ | 0 | | 0 | | 0 | | ns |

Notes: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP} .

2. This parameter is sampled only and not 100% tested.



Table 8. Programming Mode DC Characteristics ⁽¹⁾

| (T _A = 25 °C; V _{CC} = | 6.25V ± 0.25V; VPP = | 12.75V ± 0.25V |
|--|----------------------|----------------|
|--|----------------------|----------------|

| Symbol | Parameter | Test Condition | Min | Max | Unit |
|-----------------|-------------------------|----------------------------------|------|-----------------------|------|
| I _{LI} | Input Leakage Current | $V_{iL} \leq V_{IN} \leq V_{IH}$ | | ±10 | μA |
| lcc | Supply Current | | | 30 | mA |
| IPP | Program Current | Ē = VIL | | 30 | mA |
| VL | Input Low Voltage | | -0.3 | 0.8 | v |
| VIH | Input High Voltage | | 2 | V _{CC} + 0.5 | V |
| Vol | Output Low Voltage | l _{OL} = 2.1mA | | 0.4 | v |
| V _{OH} | Output High Voltage TTL | I _{OH} = -400µА | 2.4 | | v |
| VID | A9 Voltage | | 11.5 | 12.5 | v |

Note: 1. Vcc must be applied simultaneously with or before VPP and removed simultaneously or after VPP.

Table 9. Programming Mode AC Characteristics (1)

| Symbol | Alt | Parameter | Test Condition | Min | Max | Unit |
|----------------------------------|-----------------|---|----------------|-----|-----|------|
| t _{AVPL} | tas | Address Valid to Program Low | | 2 | | μs |
| t _{QVPL} | tos | Input Valid to Program Low | | 2 | | μs |
| tvphpl. | tvps | VPP High to Program Low | | 2 | | μs |
| tvcHPL | tvcs | V _{CC} High to Program Low | | 2 | | μs |
| t _{ELPL} | tces | Chip Enable Low to Program Low | | 2 | | μs |
| tplph | tew | Program Pulse Width | | 95 | 105 | μs |
| t _{PHQX} | tрн | Program High to Input Transition | | 2 | | μs |
| taxa∟ | toes | Input Transition to Output Enable Low | | 2 | | μs |
| tGLQV | toe | Output Enable Low to Output Valid | | | 100 | ns |
| t _{GHQZ} ⁽²⁾ | torp | Output Enable High to Output Hi-Z | | 0 | 130 | ns |
| t _{GHAX} | t _{AH} | Output Enable High to Address Transition | | 0 | | ns |

Notes: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP} 2. This parameter is sampled only and not 100% tested.





Figure 6. Programming and Verify Modes AC Waveforms





Program inhibit

Programming of multiple M27C128A in parallel with different data is also easily accomplished. Except for E, all like inputs including G of the parallel M27C128A may be common. ATTL low level pulse applied to a M27C128A E input, with P low and Vpp at 12.75V, will program that M27C128A. A high level E input inhibits the other M27C128A from being programmed.

Program Verify

A verify (read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with \bar{E} and \bar{G} at V_{IL}, \bar{P} at V_{IH}, V_{PP} at 12.75V and V_{CC} at 6.25V.

Electronic Signature

The Electronic Signature mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}C \pm 5^{\circ}C$ ambient temperature range that is required when programming the M27C128A. To activate this mode, the programming equipment must force 11.5V to 12.5V on address line A9 of the M27C128A, with

DEVICE OPERATION (cont'd)

 $V_{PP}{=}V_{CC}{=}5V.$ Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to $V_{IH}.$ All other address lines must be held at V_{IL} during Electronic Signature mode.

Byte 0 (A0=V_{IL}) represents the manufacturer code and byte 1 (A0=V_{IH}) the device identifier code. For the SGS-THOMSON M27C128A, these two identifier bytes are given here below, and can be readout on outputs Q0 to Q7.

ERASURE OPERATION (applies to UV EPROM)

The erasure characteristics of the M27C128A is such that erasure begins when the cells are exposed to light with wavelengths shorter than approximately 4000 Å. It should be noted that sunlight and some type of fluorescent lamps have wave-

lengths in the 3000-4000 Å range. Research shows that constant exposure to room level fluorescent lighting could erase a typical M27C128A in about 3 vears, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the M27C128A is to be exposed to these types of lighting conditions for extended periods of time, it is suggested that opaque labels be put over the M27C128A window to prevent unintentional erasure. The recommended erasure procedure for the M27C128A is exposure to short wave ultraviolet light which has a wavelength of 2537 Å. The integrated dose (i.e. UV intensity x exposure time) for erasure should be a minimum of 15 W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with 12000 uW/cm² power rating. The M27C128A should be placed within 2.5 cm (1 inch) of the lamp tubes during the erasure. Some lamps have a filter



ORDERING INFORMATION

For a list of available options of Speed, V_{CC} Tolerance, Package and Temperature Range refer to the Selector Guide in this Data Book or the current Memory Shortform that will be periodically up-dated. For further information on any aspect of this device, please contact our Sales Office nearest to you.

