## LST62832 32K × 8 5 VOLT CMOS STATIC RAM

## PRELIMINARY

А

	Revision his	story
Rev. No. Approve	d date History	Remark (purpose)
A Sep 10 20	001 Initial issu	e Preliminary

### LST62832 32K × 8 5 VOLT CMOS STATIC RAM

### PRELIMINARY

A

#### Features

- High-speed: 70 ns
- Low DC operating current of 15mA
- Low Power Dissipation:
  -TTL Standby: 3 mA (Max.)
  -CMOS Standby: 20 μ A (Max.)
- Fully static operation
- All inputs and outputs directly compatible
- Three-state outputs
- Ultra low data retention current ( $V_{CC}=2V$ )
- Single  $5V \pm 10\%$  Power Supply
- Packages
  - -28-pin 600 mil PDIP
  - -28-pin 300 mil SOP
  - -28-pin 330 mil SOP
  - -28-pin TSOP(standard)

#### Pin Configurations (Top View)

## Description

The LST62832 is a 262,144-bit static random access memory organized as 32,768 words by 8 bits. It is built with LinkSmart's high performance CMOS process. Inputs and three- state outputs are TTL compatible and allow for direct interfacing with common system bus structures.



### LST62832 32K × 8 5 VOLT CMOS STATIC RAM

#### PRELIMINARY

## A

#### **Pin Descriptions**

#### A<sub>0</sub>-A<sub>14</sub> Address Inputs

These 15 pins address inputs select one of the  $32,768 \times 8$  bit segments data I/O in the RAM

#### **CE** Chip Enable Inputs

CE is an active LOW input. Chip Enable must be LOW when reading from or writing to the device. When HIGH, the device is in standby mode with I/O pins in the high impedance state.

#### **OE Output Enable Input**

The Output Enable input is active LOW. When OE is LOW with  $\overline{CE}$  LOW and  $\overline{WE}$  HIGH, data of the selected memory location will be available on the I/O pins. When  $\overline{OE}$  is HIGH, the I/O pins will be in the high impedance state.



### WE Write Enable Input

An active LOW input, WE input controls read and write operations. When  $\overline{CE}$  and  $\overline{WE}$  inputs are both LOW, the data present on the I/O pins will be written into the selected memory location.

#### I/O<sub>0</sub>-I/O<sub>7</sub> Data Input and Data Output Ports

These 8 bi-directional ports are used to read data from and write data into the RAM.

V<sub>CC</sub> Power Supply

**GND** Ground

## 28-Pin TSOP(Standard)



## LST62832 32K × 8 5 VOLT CMOS STATIC RAM

# A

#### Absolute Maximum Ratings (1)

Symbol	Parameter	Commercial	Industrial	Units
V <sub>CC</sub>	Supply Voltage	-0.5 to +7	-0.5 to +7	V
$V_{IN}$	Input Voltage	-0.5 to +7	-0.5 to +7	V
V <sub>DQ</sub>	Input/output Voltage Applied	$V_{CC} + 0.5$	$V_{CC} + 0.5$	V
T <sub>BIAS</sub>	Temperature Under Bias	-10 to +125	-65 to +1 35	°C
T <sub>STG</sub>	Storage Temperature	-65 to +150	-65 to +1 50	°C

NOTE:

 Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### Capacitance

#### $TA = 25^{\circ}C, f = 1.0MHz$

Symbol	Parameter	Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN}=0V$	6	pF
C <sub>OUT</sub>	Output Capacitance	$V_{I/O}=0V$	8	pF

 $\ensuremath{\textbf{NOTE}}$  : This parameter is guaranteed by design and not tested

#### **Truth Table**

Mode	CE	OE	WE	I/O Operation
Standby	Н	×	×	High-Z
Read	L	L	Н	DOUT
Read	L	Н	Н	High-Z
Write	L	×	L	D <sub>IN</sub>

NOTE: ×=Don't Care, L=LOW, H=HIGH

#### DC Electrical Characteristics (over all temperature ranges, $V_{CC}$ = 5V ± 10%)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
$V_{IL}$	Input LOW Voltage (1,2)		-0.5	-	0.8	V
$V_{IH}$	Input HIGH Voltage <sup>(1)</sup>		2.2	-	6	V
$I_{IL}$	Input Leakage Current	$V_{CC}$ = Max, $V_{IN}$ = 0V to $V_{CC}$	-2	-	2	μΑ
I <sub>OL</sub>	Output Leakage Current	$V_{CC} = Max,  \overline{CE} = V_{IH},$ $V_{OUT} = 0V \text{ to } V_{CC}$	-2	-	2	μΑ
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = Min, I_{OL} = 2.1mA$	-	-	0.4	V
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC}$ = Min, $I_{OH}$ = -1mA	2.4	-	-	V

A

LinkSmart

Symbol	Parameter		Power	<b>Com.(4)</b>	Ind.(4)	Units
т	Average Operating Current, $\overline{CE} = V_{IL}$	READ	-	15	16	
I <sub>CC</sub>	Output Open, $V_{CC} = Max., f = 0$	WRITE	-	40	50	mA
I <sub>CC1</sub>	Average Operating Current, $\overline{CE} \leq V_{IL}$ Output Open, $V_{CC} = Max., f = f_{MAX}^{(3)}$		-	60	70	mA
I <sub>SB</sub>	TTL Standby Current $\overline{CE} \ge V_{IH}, V_{CC} = Max.$		LL	3	4	mA
CMOS Standby Current, $\overline{CE} \ge V_{CC} - 0.2V$ ,		L	60	70		
$I_{SB1}$	$V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$ , $V_{CC} = Max$ .		LL	20	30	μA

#### NOTES:

- 1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- 2.  $V_{IL}$  (Min.) =-3.0V for pulse width <20 ns.
- 3.  $f_{MAX} = 1/trc.$
- 4. Maximum values.

#### **AC Test Conditions**

Input Pulse Levels	0 to 3V
Input Rise Fall Times	3ns
Timing Reference Levels	1.5V
Output Load	See below

#### AC Test Loads and Waveforms



## Key to Switching Waveforms

Waveform	Inputs	Outputs
	Must be steady	Will be steady
	May change from H to L	Will be changing from H to L
	May change from L to H	Will be changing from L to H
	Don't care: any change permitted	Changing state unknow
$\mathbb{P}^{\mathbb{C}}$	Don't not apply	Center line is high impedance "OFF"state

A

### **Data Retention Characteristics**

LinkSmart

Symbol	Parameter		Min	Typ. <sup>(2)</sup>	Max.	Units
V <sub>DR</sub>	$V_{CC}$ for Data Retention $\overline{CE} \ge V_{CC} - 0.2V$		2.0	-	5.5	V
I <sub>CCDR</sub>	Data Retention Current	Com'I	-	0.5	2	
	$V_{DR}$ =3.0V, $\overline{CE} \ge V_{DR}$ -0.2V	Ind.	-	-	2	μA
t <sub>CDR</sub>	Chip Deselect to Data Retention Time		0	-	-	ns
t <sub>R</sub>	Operation Recovery Time (see Retention Mod	de)	$t_{RC}^{(1)}$	-	-	ns

**Note:** 1.t<sub>RC</sub>= Read Cycle Time

 $2.T_{A} = +25^{\circ}C$ 

# Low $\mathbf{V}_{\mathbf{C}\mathbf{C}}$ Data Retention Waveform



## LST62832 32K × 8 5 VOLT CMOS STATIC RAM

А

#### **AC Electrical Characteristics**

(Over all temperature ranges)

## **Read Cycle**

Parameter Name	Parameter	Min.	Max.	Unit
t <sub>RC</sub>	Read Cycle Time	70	-	ns
t <sub>AA</sub>	Address Access Time	-	70	ns
t <sub>ACS</sub>	Chip Enable Access Time	-	70	ns
t <sub>OE</sub>	Output Enable to Output Valid	-	30	ns
$t_{CLZ}$	Chip Enable to Output in Low Z	5	-	ns
t <sub>OLZ</sub>	Output Enable to Output in Low Z	5	-	ns
t <sub>CHZ</sub>	Chip Disable to Output in High Z	0	20	ns
t <sub>OHZ</sub>	Output Disable to Output in High Z	0	20	ns
t <sub>OH</sub>	Output Hold from Address Change	5	-	ns

## Write Cycle

Parameter Name	Parameter	Min.	Max.	Unit
t <sub>WC</sub>	Write Cycle Time	70	-	ns
t <sub>CW</sub>	Chip Enable to End of Write	60	-	ns
t <sub>AS</sub>	Address Setup Time	0	-	ns
$t_{AW}$	Address Valid to End of Write	60	-	ns
t <sub>WP</sub>	Write Pulse Width	50	-	ns
t <sub>WR</sub>	Write Recovery Time	0	-	ns
t <sub>WHZ</sub>	Write to Output High-Z	0	25	ns
t <sub>DW</sub>	Data Setup to End of Write	30	-	ns
t <sub>DH</sub>	Data Hold from End of Write	0	-	ns
t <sub>OHZ</sub>	Output Disable to Output in High Z	0	30	ns
t <sub>OW</sub>	Output Active from End of Write	5	-	ns

А

#### Switching Waveforms (read Cycle)

LinkSmart

Read Cycle 1<sup>(1,2)</sup>



Read Cycle 2 (1,2,4)





## LST62832 32K × 8 5 VOLT CMOS STATIC RAM

## A

#### **NOTES:**

- 1.  $\overline{WE} = V_{IH}$ .
- 2.  $\overline{CE} = V_{IL}$ .
- 3. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.
- 4.  $\overline{OE} = V_{IL}$
- 5. Transition is measured  $\pm$ 500mV from steady state with C<sub>L</sub>= 5pF. This parameter is guaranteed and not 100% tested.

#### Switching Waveforms (Write Cycle)

# Write Cycle 1(WE Controlled)<sup>(4)</sup>



Write Cycle 2 (CE Controlled)<sup>(4)</sup>

LinkSmart



#### NOTES:

- 1. The internal write time of the memory is defined by the overlap of CE active and WE low. Both signals must be active to initiate and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- 2.  $t_{WR}$  is measured from the earlier of CE f or WE going HIGH.
- 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 4.  $\overline{OE} = V_{IL}$  or  $V_{IH}$ . However it is recommended to keep  $\overline{OE}$  at  $V_{IH}$  during write cycle to avoid bus contention.
- 5. If CE is LOW during this period; I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 6.  $t_{CW}$  is measured from CE going LOW to the end of write.

## LST62832 32K × 8 5 VOLT CMOS STATIC RAM

A

#### Package diagram

28-pin 600 mil Plastic DIP



## LST62832 32K × 8 5 VOLT CMOS STATIC RAM

A



0.400(REF.)

1.27 BSC.

Units : mm

LinkSmart

A



A

### 28-Pin TSOP 8\*13.4

LinkSmart



Units in inches [mm]

## A

## Part Number Information

LinkSmart

