



# ADDRESS DECODER/TWO PUSHBUTTON DIGITAL LOCK

## FEATURES:

- Stand alone lock logic
- 9 bit code determined by 9 parallel inputs
- Two options of code input available:
- LS7228 Dual train pulsed input LS7229 – Two momentary switches
- Out of sequence disabling circuit
- Current source lock control output
- External controlled delay to set maximum interpulse time.
- Single power supply operation (2.5V to 15.0V)
- Low standby current (15uA maximum)
- 16 pin dual-in-line plastic package
- Cascadable

## **DESCRIPTION:**

LS7228/LS7229 are monolithic ion implanted MOS encoder circuits. Each circuit includes logic for interpretation of correct sequential key closure or pulse input and a momentary lock control output. An out of sequence detection will disable any further insertions, and a new sequence may be reapplied after a delay time, determined by an external R/C time constant.

The LS7228 utilizes a dual train input format where the input "one's" data is applied to pin 13 and the input "zero's" is applied to pin 14. The common input (pin 15) is not used. (See figure 4). The LS7229 utilizes two momentary switches and pins 13, 14 and 15 in a manual operating mode.

## **PROGRAMMING 9 BIT CODE:**

Pin 1 (leading bit) and through Pin 9 (end bit) with 512 (leading bit) different combinations. To program a Logic 1 the pin is left floating. To program a Logic 0 the pin is tied to VDD (GND).

## LOCK CONTROL OUTPUT:

Code entry is made at the one's port or the zero's port with logical one levels (+ volts) and returned to the logical zero level (GND) in sequential order. The lock control output will change to a logical one after the last correct bit entry returns to logical zero and will remain at a logical one for the period of the external R/C delay. If it is desired to maintain a constant logical one output, a tenth entry either at the one or zero port must be held at a logical one level.

## STANDBY AND OPERATING CURRENT:

1. Upon application of supply voltage, the standby section is activated, leaving the remaining portion of the circuit unenergized.



STANDBY AND OPERATING CURRENT (cont'd.)

- (Standby current is 15  $\mu$ A max.)
- 2. The entire circuit is energized by entering the first bit in the code pattern and will be energized only during the selected external R/C delay time, every bit entry will refresh the external delay time. (Operating current is 5mA max.)

CASCADING: See Figure 4.

DESCRIPTION OF INTERNAL OPERATION: (See fig. 3) When entering code to either the one's port or the zero's port, an external capacitor is charged and an internal inhibit is removed to allow further code insertion, providing that the previous insertion was the correct code. In effect, a one is transmitted through the nine BIT shift register if the input sequence agrees with the program applied to pins one through nine.

If an incorrect insertion occurs, the one is prevented from advancing even though further code insertions occur, keeping the external capacitor fully charged. Only the removal of code entrys will allow the external capacitor to discharge and reset the error logic, thereby permitting a new attempt at entering the correct code.

<b>MAXIMUM RATINGS:</b> PARAMETER	SYMBOL	VALUE	: u	JNITS			
Storage Temperature Operating Temperature Voltage (any pin to V <sub>SS</sub> )	T <sub>stg</sub> T <sub>a</sub> V <sub>max</sub>	-65 to + -25 to + -30 to +	150 70	°C °C ∕OLTS			
· · · · · · · · · · · · · · · · · · ·	- max		-		CTERISTICS		
INPUT SPECIFICATIONS INPUT VOLTAGE Program Inputs (Pins 1 th	rough 9)						
Logical "1" Logical "0"	MIN. V <sub>SS</sub> -0.5 0	MAX. V <sub>SS</sub> V <sub>SS</sub> -2.	V	JNITS /OLTS /OLTS			
Serial Inputs (Pins 13, 14,							
Input Logic ''1''	SYMBOL V <sub>IL</sub>	V <sub>SS</sub> (VD 2.5 5.0	C)	MIN 1.9 4.3	TYP. 1.65 4.0	MAX. 2.5 5.0	UNITS VDC VDC
Switching From Logic (''0'') to Logic (''1'')	)	9.0 12.0 15.0		8.0 11.0 14.0	7.6 10.6 13.6	9.0 12.0 15.0	VDC VDC VDC
Input Logic ''0'' Switching From Logic (''1'') to Logic (''0''	V <sub>IH</sub>	2.5 5.0 9.0 12.0 15.0		0 0 0 0 0	.7 1.5 2.0 4.0 4.5	.3 .5 1.0 1.5 2.0	VDC VDC VDC VDC VDC
External R Applied To Pin	12						
	- SYMBOL R	V <sub>SS</sub> 2.5 5.0 9.0 12.0 15.0		MIN 33 27 22 15 10	TYP.     	MAX. 3300 3300	UNITS Κ΄Ω ΚΩ ΚΩ ΚΩ ΚΩ
External R/C Input (Pin 12							
Input Logic ``1'' Switching From Logic (``0'') to Logic (``1''	SYMBOL	V <sub>SS</sub> (VD 2.5 5.0 9.0 12.0 15.0	C)		TYP. 1.6 3.8 7.5 10.4 13.4		UNITS VDC VDC VDC VDC VDC VDC
Input Logic ``O'' Switching From Logic (``1'') to Logic (``O''	SYMBOL	Vss 2.5 5.0 9.0 12.0 15.0			TYP. .6 1.2 2.2 4.5 6.0		UNITS VDC VDC VDC VDC VDC VDC VDC
Input Current To V <sub>SS</sub> (VIN	= V <sub>DD</sub> )						
Program Inputs (Pins 1 through 9)	TYPICAL Standby 1 Operating 2	MAX. — —5	UNITS nA uA				
Input Current To V <sub>DD</sub> (V <sub>IN</sub> Serial Input	to V <sub>SS</sub> )					mation included here outer Systems, Inc.	
(Pins 13 and 14) (Pin 15)	3 1.5	5 3	uA uA		for any in	fringements of pate	nt rights of others

to be accurate and reliable. However, responsibilities for inaccuracies, nor hers which may result from its use.

MAX FREQUENCY - vs - OPERATING VOLTAGE FOR DUAL TRAIN OPERATION is Linear with respect to capacitor size applied to pin 12. See Dynamic Electrical Characteristics (See below)

UTPUT SPECIFICATIONS OCK CONTROL OUTPUT PIN	V 11					
OURCE CURRENT	V <sub>SS</sub>	MIN.	TYP.	MAX.	UNITS	
$OUT = V_{SS}5 VDC$	2.5VDC	1.4	2.5	3.5	mA	
	5.0VDC 9.0VDC	3.0 5.0	5.6 9.0	8.0 13.0	mA mA	
	12.0VDC	6.0	11.0	16.0	mA	
	15.0VDC	7.0	13.0	18.0	mA	
$OUT = V_{SS} - 1.0 VDC$	2.5VDC	2.2	4.0	5.6	mA	
	5.0VDC	6.0	11.0	16.0	mA	
	9.0VDC 12.0VDC	10.0	18.0	25.0	mA	
	15.0VDC	12.0 14.0	22.0 26.0	31.0 36.0	mA mA	
$OUT = V_{SS} - 1.5 VDC$	2.5VDC	2.7	5.0	7.0	mA	
	5.0VDC	8.0	14.0	20.0	mA	
	9.0VDC	14.0	26.0	36.0	mA	
	12.0VDC	18.0	33.0	46.0	mA	
	15.0VDC	20.0	38.0	53.0	mA	
NUTE: PIN 11	Lock Control Outpu)					) capacitor load.
				ERISTICS (See Fi		
ARAMETER	SYMBOL	V <sub>SS</sub>	MIN.	TYP.	MAX.	UNITS
put Pulse Width	τıw	2.5	50	—		usec
with C on Pin 12 ≤.01 uf)		5.0 9.0	80	_	_	USEC
<u>-</u> .or ui)		9.0 12.0	120 160	_		USEC USEC
		15.0	200	_		USEC
		10.0	200			
utput Delay	Τορ			40	70	usec
· ·	T <sub>OD</sub> ally 1.25 time const	—	20	40 ied to Pin 12	70	usec
utput Pulse Width T <sub>OP</sub> typic	ally 1.25 time const	—	20 RC network appl			
utput Pulse Width T <sub>OP</sub> typic		—	20		70 Т <sub>ОР</sub>	usec usec
utput Pulse Width T <sub>OP</sub> typic	ally 1.25 time const	—	20 RC network appl			
utput Pulse Width T <sub>OP</sub> typic nput nterpulse time <b>1</b>	ally 1.25 time const	—	20 RC network appl	ied to Pin 12 		
utput Pulse Width T <sub>OP</sub> typic iput iterpulse time EXAMPLE	ally 1.25 time const T <sub>IP</sub>	— ants of external	20 RC network appl 30	ied to Pin 12 —	Т <sub>ОР</sub>	
utput Pulse Width T <sub>OP</sub> typic iput iterpulse time 1	ally 1.25 time const T <sub>IP</sub>	— ants of external	20 RC network appl 30	ied to Pin 12 —	Т <sub>ОР</sub>	
utput Pulse Width T <sub>OP</sub> typic iput iterpulse time EXAMPLE	ally 1.25 time const T <sub>IP</sub>	— ants of external	20 RC network appl 30	ied to Pin 12 —	Т <sub>ОР</sub>	
EXAMPLE CODE	ally 1.25 time const T <sub>IP</sub>	— ants of external	20 RC network appl 30	ied to Pin 12 —	Т <sub>ОР</sub>	
utput Pulse Width T <sub>OP</sub> typic nput nterpulse time <b>1</b> EXAMPLE	ally 1.25 time const T <sub>IP</sub>	ants of external	20 RC network appl 30	ied to Pin 12 —	Т <sub>ОР</sub>	USEC
utput Pulse Width T <sub>OP</sub> typic nput nterpulse time	ally 1.25 time const T <sub>IP</sub>	ants of external	20 RC network appl 30	ied to Pin 12 —	Т <sub>ОР</sub>	
utput Pulse Width T <sub>OP</sub> typic iput iterpulse time	ally 1.25 time const T <sub>IP</sub>	ants of external	20 RC network appl 30	ied to Pin 12 —	Т <sub>ОР</sub>	USEC
utput Pulse Width T <sub>OP</sub> typic nput nterpulse time $\begin{bmatrix} 1 \\ 1 \\ CODE \\ 0 \\ T_{IP} \\ 1 \\ 1 \\ T_{IP} \\ 1 \end{bmatrix}$	ally 1.25 time const T <sub>IP</sub>	ants of external	20 RC network appl 30	ied to Pin 12 —	Т <sub>ОР</sub>	USEC
utput Pulse Width T <sub>OP</sub> typic nput nterpulse time	ally 1.25 time const $T_{IP}$ 0 + 1 I = I I	ants of external	20 RC network appl 30	ied to Pin 12 —	Т <sub>ОР</sub>	USEC
utput Pulse Width T <sub>OP</sub> typic nput nterpulse time $\begin{bmatrix} 1 \\ 1 \\ CODE \\ 0 \\ T_{IP} \\ 1 \\ 1 \\ T_{IP} \\ 1 \end{bmatrix}$	ally 1.25 time const T <sub>IP</sub>	ants of external	20 RC network appl 30	ied to Pin 12 —	Т <sub>ОР</sub>	USEC
utput Pulse Width T <sub>OP</sub> typic nput nterpulse time $\begin{bmatrix} 1 \\ 1 \\ CODE \\ 0 \\ T_{IP} \\ 1 \\ 1 \\ T_{IP} \\ 1 \end{bmatrix}$	ally 1.25 time const $T_{IP}$ 0 + 1 I = I I	ants of external	20 RC network appl 30	ied to Pin 12 —	Т <sub>ОР</sub>	USEC
utput Pulse Width T <sub>OP</sub> typic input iterpulse time $ \begin{array}{c}                                     $	ally 1.25 time const $T_{IP}$ 0 + 1 I = I I	ants of external	20 RC network appl 30	ied to Pin 12 —	Т <sub>ОР</sub>	USEC
utput Pulse Width T <sub>OP</sub> typic put terpulse time EXAMPLE CODE NE'S TIP	ally 1.25 time const $T_{IP}$ 0 + 1 I = I I	ants of external	20 RC network appl 30	ied to Pin 12 —	Т <sub>ОР</sub>	USEC
utput Pulse Width T <sub>OP</sub> typic put terpulse time EXAMPLE CODE I I I I I $T_{IP}$ I I I I I I $T_{IP}$ I I I I I I I I	ally 1.25 time const $T_{IP}$ 0 + 1 I = I I	ants of external	20 RC network appl 30	ied to Pin 12 —	Т <sub>ОР</sub>	USEC 10th Insertion for static ock output

3

Powered by ICminer.com Electronic-Library Service CopyRight 2003





4