1. The Primary code, when entered from the keypad, causes the Lock 1 output to toggle and the Momentary output to momentarily go high. Whenever power is first applied to the LS7223, the circuit defaults to the Primary code corresponding to the keys X1Y1, X1Y2, X2Y2, X2Y1. The code can then be altered to any other 4 digit code by en-

tering the Program mode and keying in the new code.

systems. **DETAILED DESCRIPTION:** CODES - There are 3 different function codes which the LS7223 can store in memory. Each code consists of a 4 digit number which must be entered in exact sequence and before

the keypad entry enable time expires. The 3 codes and their

become active. The low power CMOS design of the LS7223 enables it to be designed into battery backed-up and automotive type security

the 3 programmed codes causes the Tamper output to

(when not in the program mode) which does not match one of

is done via the keypad inputs. Any entry from the keypad

GENERAL DESCRIPTION:

The LS7223 is a programmable electronic lock implemented

Status outputs +4V to +15V operation (VDD - VSS) LS7223 (DIP); LS7223-S (SOIC) - See Figure 1

KEYPAD PROGRAMMABLE DIGITAL LOCK

LSI Computer Systems, Inc. 1235 Walt Whitman Road, Melville, NY 11747 (631) 271-0400 FAX (631) 271-0405

FEATURES:

- Stand alone lock logic
- 38416, 4-digit combinations
- 3 different user programmable codes
- · Momentary and static lock control outputs

LSI/CSI

- · Internal key debounce circuit
- Tamper detection output

- Low current consumption



functions are explained below.

in a CMOS integrated circuit. The circuit contains all the necessary memory, decoder and control logic to make a programmable "keyless" lock system to control electromechanical locks. Input is provided by a matrix keypad whose maximum allowable size is 4 x 4.

The LS7223 can be programmed to recognize 3 different codes: one to toggle an output and generate a pulse

(Primary), one to toggle an output (Secondary), and one to 2. The Secondary code, when entered from the keytoggle an output and trigger an alarm (Duress). Programming pad, causes the Lock 2 output to toggle. The first 3 digits of the Secondary code must be identical to the first 3 digits of the Primary code; the 4th digit may or may not be identical for the two codes. When the two codes are the same in all 4 digits, the entry of the code will cause both the Lock 1 and the Lock 2 outputs to toggle. Whenever power is first applied to the LS7223, the circuit defaults to the Secondary code corresponding to the keys X1Y1, X1Y2, X2Y2, X1Y1. The code can then be altered by entering the Program mode.

FIGURE 1

Y2 8

Y3 9

Y4 10

3. The Duress code, when entered from the keypad, causes the Lock 1 output to toggle; at the same time the Alarm output will latch high to enable an external alarm. The first 3 digits of the Duress code must be identical to the first 3 digits of the Primary and Secondary codes; the 4th digit must be different to activate the Alarm output. Whenever power is first applied to the LS7223, the circuit defaults to the Duress code corresponding to the keys X1Y1, X1Y2, X2Y2, X1Y2. The code can then be altered the same way as the other two codes.



13 TAMPER

12 CAP-M

11 PROGRAM

January 2003

LS7223

PROGRAM MODE

The current Primary/Secondary/Duress codes may be altered to any value by initializing the Program Mode. The steps involved for altering the codes are:

- 1. Enter the current Secondary code causing the $\overline{\text{Lock}}$ 2 output to toggle.
- 2. Before the keypad entry enable time expires, enter the key corresponding to matrix position X4Y1 two times. This will cause the Program Mode output to latch high, indicating that the circuit is now in the Program mode. The keypad entry enable timer is disabled during the Program mode.
- 3. Enter a 6-digit number from the keypad. The Program Mode output will latch low, indicating that the new codes have successfully been programmed. Of the 6 digits, the first 4 constitute the Primary code; the first 3 and the 5th constitute the Secondary code and the first 3 and the 6th constitute the Duress code. If an error is introduced or it is desired to change the codes before the 6th digit is typed, enter the key X4Y3. This will reset the internal memory pointer of the LS7223 and a new 6-digit number can be entered.

KEYPAD INTERFACE

The four X inputs and four Y outputs are designed for keypad interface (see Fig. 2). Since the X inputs have internal pull-ups, the maximum matrix size of 4 by 4 does not have to be utilized.

During normal operation, the LS7223 will scan the matrix looking for a switch closure. Once a closure has been detected, the internal key debounce logic determines if a "valid" key has been pressed or that if noise is just present. Only one valid input will be generated with any key closure. The use of internal key debouncing and Schmitt triggers on the inputs provides the LS7223 with very high noise immunity.

TAMPER

When a valid key has been detected by the LS7223, the entry is compared against the appropriate reference in the internal memory. If the requirements of digit value and code sequential position are not fulfilled, the Tamper output will momentarily go high; this indicates that an illegal code entry was attempted. The keypad entry enable timer and memory pointer will both be reset so that entry of the code can be attempted again.

PIN FUNCTION DESCRIPTION 1 Vss Supply voltage negative. 2 RC-OSC Determines the LS7223's internal clock frequency, which is used for keypad scann debounce. A resistor (to VbD) and a capacitor (to Vss) connected to this input sets frequency. With a 1.5M resistor and a 100pF capacitor, the internal frequency is 10kHz and the internal anti-bounce is typically 25ms. 3, 4, 5, 6 X1, X2, X3, X4 The four X inputs and four Y outputs are designed to interface to a keypad matrix whose maximum allowable size is 4 by 4. 11 PROGRAM MODE This output goes high when the program mode is initiated. It resets to a low state a digit Primary/Secondary/Duress combination code has been programmed. 12 CAP-M A capacitor connected between this input and Vss controls the duration of the Mor and Tamper outputs. 13 TAMPER Whenever a key is entered that is not a valid code element, this output goes high period determined by the capacitor on the CAP-M input. 14 MOMEMTARY This output resets to a low state when the Primary code is entered duration of this output resets to a low state. 16 LOCK1 When ever the Secondary code is entered, this output toggles. The output powers-low state. 17 LOCK1 When ever the Primary code or the Duress code is entered, this output toggles. The powers-up into a low state. 16 LOCK1	TABLE 1. PIN DESCRIPTIONS							
2 RC-OSC Determines the LS7223's internal clock frequency, which is used for keypad scann debounce. A resistor (to VDD) and a capacitor (to Vss) connected to this input sets frequency. With a 1.5M resistor and a 100pF capacitor, the internal frequency is 10kHz and the internal anti-bounce is typically 25ms. 3, 4, 5, 6 X1, X2, X3, X4 The four X inputs and four Y outputs are designed to interface to a keypad matrix whose maximum allowable size is 4 by 4. 11 PROGRAM MODE This output goes high when the program mode is initiated. It resets to a low state a digit Primary/Secondary/Duress combination code has been programmed. 12 CAP-M A capacitor connected between this input and Vss controls the duration of the Mor and Tamper outputs. 13 TAMPER Whenever a key is entered that is not a valid code element, this output goes high for period determined by the capacitor on the CAP-M input. 14 MOMEMTARY This output generates an active high output every time the Primary code is entered duration of this output is determined by the capacitor on the CAP-M input. 15 ALARM When ver the Secondary code is entered, this output toggles. The output powers-tow state. 17 LOCK1 When ever the Primary code or the Duress code is entered, this output toggles. The output powers-tow state. 18 LOCK DISPLAY Functionally, this output is identical to the Lock 1 output, with the exception that its reversed with respect to the Lock 1 output. This output is intended for driving a dis to ind			FUNCTION	PIN				
debounce. A resistor (to VbD) and a capacitor (to Vss) connected to this input sets frequency. With a 1.5M resistor and a 100pF capacitor, the internal frequency is 10kHz and the internal anti-bounce is typically 25ms. 3, 4, 5, 6 X1, X2, X3, X4 The four X inputs and four Y outputs are designed to interface to a keypad matrix whose maximum allowable size is 4 by 4. 11 PROGRAM MODE This output goes high when the program mode is initiated. It resets to a low state a digit Primary/Secondary/Duress combination code has been programmed. 12 CAP-M A capacitor connected between this input and Vss controls the duration of the Mor and Tamper outputs. 13 TAMPER Whenever a key is entered that is not a valid code element, this output goes high for period determined by the capacitor on the CAP-M input. 14 MOMEMTARY This output generates an active high output every time the Primary code is entered duration of this output is determined by the capacitor on the CAP-M input. 15 ALARM When the Duress code is entered, this output toggles. The output powers-low state. 16 LOCK 2 Whenever the Secondary code is entered, this output toggles. The powers-u low state. 17 LOCK 1 18 LOCK DISPLAY 19 CAP-K 19 CAP-K		Supply voltage negative.	Vss	1				
frequency. With a 1.5M resistor and a 100pF capacitor, the internal frequency is 10kHz and the internal anti-bounce is typically 25ms. 3, 4, 5, 6 X1, X2, X3, X4 The four X inputs and four Y outputs are designed to interface to a keypad matrix whose maximum allowable size is 4 by 4. 11 PROGRAM MODE This output goes high when the program mode is initiated. It resets to a low state a digit Primary/Secondary/Duress combination code has been programmed. 12 CAP-M A capacitor connected between this input and Vss controls the duration of the Mor and Tamper outputs. 13 TAMPER Whenever a key is entered that is not a valid code element, this output goes high for period determined by the capacitor on the CAP-M input. 14 MOMEMTARY This output generates an active high output every time the Primary code is entered duration of this output resets to a low state when the Primary code is entered again. This output resets to a low state. 16 LOCK 2 Whenever the Primary code is entered, this output toggles. The output powers-tow state. 17 LOCK1 When ever the Primary code or the Duress code is entered, this output toggles. The powers-up into a low state. 18 LOCK DISPLAY Functionally, this output is identical to the Lock 1 output, with the exception that its reversed with respect to the Lock 1 output. This output is intended for driving a dis to indicate the lock status. 19 CAP-K A capacitor connected between this input and	ing and	C Determines the LS7223's internal clock frequence	RC-OSC	2				
10kHz and the internal anti-bounce is typically 25ms. 3, 4, 5, 6 X1, X2, X3, X4 The four X inputs and four Y outputs are designed to interface to a keypad matrix 7, 8, 9, 10 Y1, Y2, Y3, Y4 whose maximum allowable size is 4 by 4. 11 PROGRAM MODE This output goes high when the program mode is initiated. It resets to a low state a digit Primary/Secondary/Duress combination code has been programmed. 12 CAP-M A capacitor connected between this input and Vss controls the duration of the Mor and Tamper outputs. 13 TAMPER Whenever a key is entered that is not a valid code element, this output goes high for period determined by the capacitor on the CAP-M input. 14 MOMEMTARY This output generates an active high output every time the Primary code is entered duration of this output is determined by the capacitor on the CAP-M input. 15 ALARM When the Duress code is entered, this output latches high to enable an external alt Alarm output resets to a low state. 16 LOCK 2 Whenever the Secondary code is entered, this output toggles. The output powers-tow state. 17 LOCK1 When ever the Primary code or the Duress code is entered, this output toggles. The powers-up into a low state. 18 LOCK DISPLAY Functionally, this output is identical to the Lock 1 output, with the exception that its reversed with respect to the Lock 1 output. This output is intended for driving a dis to	the	debounce. A resistor (to VDD) and a capacitor (to						
3, 4, 5, 6 X1, X2, X3, X4 The four X inputs and four Y outputs are designed to interface to a keypad matrix 7, 8, 9, 10 Y1, Y2, Y3, Y4 whose maximum allowable size is 4 by 4. 11 PROGRAM MODE This output goes high when the program mode is initiated. It resets to a low state a digit Primary/Secondary/Duress combination code has been programmed. 12 CAP-M A capacitor connected between this input and Vss controls the duration of the Mor and Tamper outputs. 13 TAMPER Whenever a key is entered that is not a valid code element, this output goes high for period determined by the capacitor on the CAP-M input. 14 MOMEMTARY This output generates an active high output every time the Primary code is entered duration of this output resets to a low state. 15 ALARM When the Duress code is entered, this output toggles. The output powers-ulow state. 17 LOCK 2 Whenever the Primary code or the Duress code is entered, this output toggles. The output powers-up into a low state. 18 LOCK DISPLAY Functionally, this output is identical to the Lock 1 output, with the exception that its reversed with respect to the Lock 1 output. This output is intended for driving a dis to indicate the lock status. 19 CAP-K A capacitor connected between this input and Vss sets the time limit for entering a	typically	frequency. With a 1.5M resistor and a 100pF c						
7, 8, 9, 10 Y1, Y2, Y3, Y4 whose maximum allowable size is 4 by 4. 11 PROGRAM MODE This output goes high when the program mode is initiated. It resets to a low state a digit Primary/Secondary/Duress combination code has been programmed. 12 CAP-M A capacitor connected between this input and Vss controls the duration of the Mor and Tamper outputs. 13 TAMPER Whenever a key is entered that is not a valid code element, this output goes high for period determined by the capacitor on the CAP-M input. 14 MOMEMTARY This output generates an active high output every time the Primary code is entered duration of this output is determined by the capacitor on the CAP-M input. 15 ALARM When the Duress code is entered, this output latches high to enable an external alcharm output resets to a low state. 16 LOCK 2 Whenever the Secondary code is entered, this output toggles. The output powers-tlow state. 17 LOCK1 When ever the Primary code or the Duress code is entered, this output toggles. The powers-up into a low state. 18 LOCK DISPLAY Functionally, this output is identical to the Lock 1 output, with the exception that its reversed with respect to the Lock 1 output. This output is intended for driving a dis to indicate the lock status. 19 CAP-K A capacitor connected between this input and Vss sets the time limit for entering a		10kHz and the internal anti-bounce is typically 25						
11 PROGRAM MODE This output goes high when the program mode is initiated. It resets to a low state a digit Primary/Secondary/Duress combination code has been programmed. 12 CAP-M A capacitor connected between this input and Vss controls the duration of the Mor and Tamper outputs. 13 TAMPER Whenever a key is entered that is not a valid code element, this output goes high for period determined by the capacitor on the CAP-M input. 14 MOMEMTARY This output generates an active high output every time the Primary code is entered duration of this output is determined by the capacitor on the CAP-M input. 15 ALARM When the Duress code is entered, this output latches high to enable an external alt Alarm output resets to a low state. 16 LOCK 2 Whenever the Primary code or the Duress code is entered, this output toggles. The output powers-u low state. 18 LOCK DISPLAY Functionally, this output is identical to the Lock 1 output, with the exception that its reversed with respect to the Lock 1 output. This output is intended for driving a dis to indicate the lock status. 19 CAP-K A capacitor connected between this input and Vss sets the time limit for entering a		3, X4 The four X inputs and four Y outputs are designe	X1, X2, X3, X4	3, 4, 5, 6				
12 CAP-M A capacitor connected between this input and Vss controls the duration of the Mor and Tamper outputs. 13 TAMPER Whenever a key is entered that is not a valid code element, this output goes high for period determined by the capacitor on the CAP-M input. 14 MOMEMTARY This output generates an active high output every time the Primary code is entered duration of this output is determined by the capacitor on the CAP-M input. 15 ALARM Whenever the Duress code is entered, this output latches high to enable an external alk Alarm output resets to a low state when the Primary code is entered again. This ou ers-up to a low state. 16 LOCK 2 Whenever the Primary code or the Duress code is entered, this output toggles. The output powers-to low state. 17 LOCK1 When ever the Primary code or the Duress code is entered, this output toggles. The powers-up into a low state. 18 LOCK DISPLAY Functionally, this output is identical to the Lock 1 output, with the exception that its reversed with respect to the Lock 1 output. This output is intended for driving a dis to indicate the lock status. 19 CAP-K A capacitor connected between this input and Vss sets the time limit for entering a		3, Y4 whose maximum allowable size is 4 by 4.	Y1, Y2, Y3, Y4	7, 8, 9, 10				
12 CAP-M A capacitor connected between this input and Vss controls the duration of the Morand Tamper outputs. 13 TAMPER Whenever a key is entered that is not a valid code element, this output goes high for period determined by the capacitor on the CAP-M input. 14 MOMEMTARY This output generates an active high output every time the Primary code is entered duration of this output is determined by the capacitor on the CAP-M input. 15 ALARM When the Duress code is entered, this output latches high to enable an external alca Alarm output resets to a low state when the Primary code is entered again. This output eres-up to a low state. 16 LOCK 2 Whenever the Primary code or the Duress code is entered, this output toggles. The output toggles. The powers-up into a low state. 18 LOCK DISPLAY Functionally, this output is identical to the Lock 1 output, with the exception that its reversed with respect to the Lock 1 output. This output is intended for driving a dist to indicate the lock status. 19 CAP-K A capacitor connected between this input and Vss sets the time limit for entering a	fter the 6	MODE This output goes high when the program mode is	PROGRAM MODE	11				
13 TAMPER Whenever a key is entered that is not a valid code element, this output goes high for period determined by the capacitor on the CAP-M input. 14 MOMEMTARY This output generates an active high output every time the Primary code is entered duration of this output is determined by the capacitor on the CAP-M input. 15 ALARM When the Duress code is entered, this output latches high to enable an external all Alarm output resets to a low state when the Primary code is entered again. This ou ers-up to a low state. 16 LOCK 2 Whenever the Secondary code is entered, this output toggles. The output powers-tow state. 17 LOCK1 When ever the Primary code or the Duress code is entered, this output toggles. The powers-up into a low state. 18 LOCK DISPLAY Functionally, this output is identical to the Lock 1 output, with the exception that its reversed with respect to the Lock 1 output. This output is intended for driving a dis to indicate the lock status. 19 CAP-K A capacitor connected between this input and Vss sets the time limit for entering a		digit Primary/Secondary/Duress combination code h						
13 TAMPER Whenever a key is entered that is not a valid code element, this output goes high for period determined by the capacitor on the CAP-M input. 14 MOMEMTARY This output generates an active high output every time the Primary code is entered duration of this output is determined by the capacitor on the CAP-M input. 15 ALARM When the Duress code is entered, this output latches high to enable an external all Alarm output resets to a low state when the Primary code is entered again. This output resets to a low state. 16 LOCK 2 Whenever the Secondary code is entered, this output toggles. The output powers-tow state. 17 LOCK1 When ever the Primary code or the Duress code is entered, this output toggles. The powers-up into a low state. 18 LOCK DISPLAY Functionally, this output is identical to the Lock 1 output, with the exception that its reversed with respect to the Lock 1 output. This output is intended for driving a dis to indicate the lock status. 19 CAP-K A capacitor connected between this input and Vss sets the time limit for entering a	nentary	A capacitor connected between this input and V	CAP-M	12				
period determined by the capacitor on the CAP-M input. 14 MOMEMTARY This output generates an active high output every time the Primary code is entered duration of this output is determined by the capacitor on the CAP-M input. 15 ALARM When the Duress code is entered, this output latches high to enable an external als Alarm output resets to a low state when the Primary code is entered again. This ou ers-up to a low state. 16 LOCK 2 Whenever the Secondary code is entered, this output toggles. The output powers-u low state. 17 LOCK1 When ever the Primary code or the Duress code is entered, this output toggles. The output toggles. The powers-up into a low state. 18 LOCK DISPLAY Functionally, this output is identical to the Lock 1 output, with the exception that its reversed with respect to the Lock 1 output. This output is intended for driving a dis to indicate the lock status. 19 CAP-K A capacitor connected between this input and Vss sets the time limit for entering a		and Tamper outputs.						
14 MOMEMTARY This output generates an active high output every time the Primary code is entered duration of this output is determined by the capacitor on the CAP-M input. 15 ALARM When the Duress code is entered, this output latches high to enable an external ala Alarm output resets to a low state when the Primary code is entered again. This ou ers-up to a low state. 16 LOCK 2 Whenever the Secondary code is entered, this output toggles. The output powers-u low state. 17 LOCK1 When ever the Primary code or the Duress code is entered, this output toggles. The powers-up into a low state. 18 LOCK DISPLAY Functionally, this output is identical to the Lock 1 output, with the exception that its reversed with respect to the Lock 1 output. This output is intended for driving a dis to indicate the lock status. 19 CAP-K A capacitor connected between this input and Vss sets the time limit for entering a	or a	R Whenever a key is entered that is not a valid cod	TAMPER	13				
duration of this output is determined by the capacitor on the CAP-M input. 15 ALARM When the Duress code is entered, this output latches high to enable an external all Alarm output resets to a low state when the Primary code is entered again. This ou ers-up to a low state. 16 LOCK 2 When ever the Secondary code is entered, this output toggles. The output powers-to low state. 17 LOCK1 When ever the Primary code or the Duress code is entered, this output toggles. The powers-up into a low state. 18 LOCK DISPLAY Functionally, this output is identical to the Lock 1 output, with the exception that its reversed with respect to the Lock 1 output. This output is intended for driving a dis to indicate the lock status. 19 CAP-K		period determined by the capacitor on the CAP-N						
15 ALARM When the Duress code is entered, this output latches high to enable an external all Alarm output resets to a low state when the Primary code is entered again. This output or a low state. 16 LOCK 2 Whenever the Secondary code is entered, this output toggles. The output powers-to low state. 17 LOCK1 When ever the Primary code or the Duress code is entered, this output toggles. The powers-up into a low state. 18 LOCK DISPLAY Functionally, this output is identical to the Lock 1 output, with the exception that its reversed with respect to the Lock 1 output. This output is intended for driving a dist to indicate the lock status. 19 CAP-K A capacitor connected between this input and Vss sets the time limit for entering a	I. The	ARY This output generates an active high output ever	MOMEMTARY	14				
Alarm output resets to a low state when the Primary code is entered again. This output or a low state. 16 LOCK 2 Whenever the Secondary code is entered, this output toggles. The output powers-to low state. 17 LOCK1 When ever the Primary code or the Duress code is entered, this output toggles. The powers-up into a low state. 18 LOCK DISPLAY Functionally, this output is identical to the Lock 1 output, with the exception that its reversed with respect to the Lock 1 output. This output is intended for driving a dist to indicate the lock status. 19 CAP-K		duration of this output is determined by the capac						
16 LOCK 2 Whenever the Secondary code is entered, this output toggles. The output powers-u low state. 17 LOCK1 When ever the Primary code or the Duress code is entered, this output toggles. The output toggles. The powers-up into a low state. 18 LOCK DISPLAY Functionally, this output is identical to the Lock 1 output, with the exception that its reversed with respect to the Lock 1 output. This output is intended for driving a dist to indicate the lock status. 19 CAP-K A capacitor connected between this input and Vss sets the time limit for entering a	arm. The	M When the Duress code is entered, this output late	ALARM	15				
16 LOCK 2 Whenever the Secondary code is entered, this output toggles. The output powers-to low state. 17 LOCK1 When ever the Primary code or the Duress code is entered, this output toggles. The powers-up into a low state. 18 LOCK DISPLAY Functionally, this output is identical to the Lock 1 output, with the exception that its reversed with respect to the Lock 1 output. This output is intended for driving a dist to indicate the lock status. 19 CAP-K A capacitor connected between this input and Vss sets the time limit for entering a	Itput pow-	Alarm output resets to a low state when the Prim						
17 LOCK1 When ever the Primary code or the Duress code is entered, this output toggles. The powers-up into a low state. 18 LOCK DISPLAY Functionally, this output is identical to the Lock 1 output, with the exception that its reversed with respect to the Lock 1 output. This output is intended for driving a dist to indicate the lock status. 19 CAP-K A capacitor connected between this input and Vss sets the time limit for entering a		ers-up to a low state.						
17 LOCK1 When ever the Primary code or the Duress code is entered, this output toggles. The powers-up into a low state. 18 LOCK DISPLAY Functionally, this output is identical to the Lock 1 output, with the exception that its reversed with respect to the Lock 1 output. This output is intended for driving a dist to indicate the lock status. 19 CAP-K A capacitor connected between this input and Vss sets the time limit for entering a	up into a	2 Whenever the Secondary code is entered, this or	LOCK 2	16				
18 LOCK DISPLAY Functionally, this output is identical to the Lock 1 output, with the exception that its reversed with respect to the Lock 1 output. This output is intended for driving a dis to indicate the lock status. 19 CAP-K A capacitor connected between this input and Vss sets the time limit for entering a		low state.						
18 LOCK DISPLAY Functionally, this output is identical to the Lock 1 output, with the exception that its reversed with respect to the Lock 1 output. This output is intended for driving a dis to indicate the lock status. 19 CAP-K A capacitor connected between this input and Vss sets the time limit for entering a	ne output	1 When ever the Primary code or the Duress code	LOCK1	17				
reversed with respect to the Lock 1 output. This output is intended for driving a distoindicate the lock status. 19 CAP-K A capacitor connected between this input and Vss sets the time limit for entering a		powers-up into a low state.						
to indicate the lock status. 19 CAP-K A capacitor connected between this input and Vss sets the time limit for entering a	polarity is	PLAY Functionally, this output is identical to the Lock 1	LOCK DISPLAY	18				
19 CAP-K A capacitor connected between this input and Vss sets the time limit for entering a	play lamp	reversed with respect to the Lock 1 output. This						
		to indicate the lock status.						
code from the keypad. (6 digits when initiating the Program Mode.)	4 digit	K A capacitor connected between this input and Vs	CAP-K	19				
		code from the keypad. (6 digits when initiating the						
20 VDD Supply voltage positive.			Vdd	20				

SYMBOL Idd	MAX 15	UNIT μΑ					
DD DD	9V 12V	25 30	μA μA				
AXIMUM RATINGS: (Voltages	references to Vss)						
ATING	SYMBOL		ALUE	UNIT			
OC supply voltage			4 to +18	۷ «C			
perating temperature range TA corage temperature TSTG		-25 to +70 -65 to +150		°C ℃			
C Electrical Characteristics:							
Vss = 0V, $VDD = +4V$ to +15V, 2	5°C TA +70°C unless	otherwise s	pecified)				
ARAMETER	CONDITIONS	VDD	MIN	TYP	MAX	UNIT	
Output source current	Logic 1 Output	5V	1.50	2.50	-	mA	
Iomentary, Alarm, Lock 1, ock 2, Program Mode Outputs	Vout Vdd - 2V	12V 15V	5.60 7.25	8.25 10.7	-	mA mA	
ock 2, Program Mode Outputs		157	7.25	10.7	-	ША	
Output Sink Current	Logic 0 Output	5V	0.40	0.60	-	mA	
lomentary, Alarm, Lock 1,	Vout Vss + 0.4V	12V	1.20	1.70	-	mA	
ock 2, Program Mode Outputs		15V	1.50	2.25	-	mA	
Output Source Current	Logic 1 Output	5V	0.25	0.40	-	mA	
amper Output	VOUT VDD - 2V	12V	0.90	1.30	-	mA	
		15V	1.10	1.70	-	mA	
Output Sink Current	Logic 0 Output	5V	0.06	0.10	_	mA	
amper Output	Vout Vss + 0.4V	12V	0.08	0.10	-	mA	
		15V	0.25	0.37	-	mA	
nput Level Detection	Viн = Logic 1	5V	3.5	-	Vdd	V	
Il Inputs		12V	8.0	-	VDD	V	
		15V	10.0	-	VDD	V	
	Vı∟ = Logic 0	5V	Vss	-	1.6	V	
		12V	Vss	-	4.0	v	
		15V	Vss	-	5.0	V	
				FIGUE			
FIGURE 3.			FIGURE 4. LS7223 PULSE WIDTH ON MOMENTARY AND				
KEYPAD ENTRY TIME vs.	CAPACITOR ON CAP-K IN	PUT				N CAP-M INPUT	
	/	10	5_			67	
5.0						NOD DY	
	v	10 ⁻⁶	3_			//	
4.0 —	D				/	///	
	FAR	_	7				
		10	' –			/	
3.0 — "5"	,			4			
3.0 - Job 54	ANC	10	8_	VDD 124			
197				NDD	- BA		
2.0 - 400 EV	CAPACITANCE IN FARADS	10	9	158	<i>M</i> ⁻		
		10	7				
1.0 - VDD = 17	N N						
1.0 VDD = 1		10-1	0-				
				/			
0 1 2 3 4 5	6 7 8 9 10		1			2	
0 1 2 3 4 5 ENTRY TIME			10 ⁻⁶	10 ⁻⁵ 10 ⁻⁴	10 ⁻³ 10	⁻² 10 ⁻¹	



- 1. Keypad is typical 4 x 3 matrix type. Switch resistance should be 1k .
- **2**. Configuration shown is typical. The outputs of the LS7223 are functionally designed to provide either status or display information.
- 3. Resistors may be added in series with X inputs to provide protection against ESD from the keypad. R = 10k , 1/4 W