

# 6 DECADE MOS UP COUNTER WITH 8 DECADE LATCH AND MULTIPLEXER

#### FEATURES:

- DC to 7.5 MHz Count Frequency
- Multiplexed BCD Outputs
- DC to 500kHz Scan Frequency
- +4.75V to +15V Operation (VDD Vss)
- Compatible with CMOS Logic
- High Input Noise Immunity
- Ability to Latch External BCD Data in the two LSD Positions
- · Leading Zero Blanking with Decimal Point and Overflow Controls
- All inputs protected
- Low Power Dissipation
- 40 Pin DIP See Figure 1

# DESCRIPTION: (See Block Diagram, Figure 4.)

The LS7031 is a MOS, 6 decade up counter. The circuit includes latches, a multiplexer, leading zero blanking and BCD data outputs.

## **CLOCK GENERATOR**

The clock for the six decade counter (digit positions 3-8) is formed from the internal 'OR' combination of B4/D2 and B8/D2 if LS7031 is used with external prescaling counters. When operated in this fashion the maximum allowable propagaton delay between B4/D2 (H-L) and B8/D2 (L-H), measured at Vss - 1V, is 10ns. If used as a straight six decade counter, clock pulses may be applied to inputs B4/D2 or B8/D2 with the unused input held low. In either mode of operation total pulse width must be minimum 62ns.

## **6 DECADE UP COUNTER**

The six decade ripple through counter increments on the negative edge of the input count pulse. Maximum ripple time is 12µs (999999 to 000000). Maximum count frequency is 7.5MHz.

## RESET

All 6 counter decades are reset to zero when Reset input is brought low for a minimum of 4µs. The Overflow flip-flop is reset at the same time. Reset must be high for a minimum of 1µs before next valid count can be recorded.

## SCAN OSCILLATOR AND COUNTER

The scan counter is driven by an internal oscillator whose frequency is determined by a capacitor connected between Oscillator input and Scan input. An external scan clock applied to Scan input can also drive the scan counter. Scan counter advances on negative edge of scan clock.

The counter scans from MSD to LSD. When Scan Reset input is brought high the scan counter is forced to MSD state. Internal synchonization guarantees proper scanning no matter when Scan Reset is brought low relative to scan clock. Maximum scan frequency is 500kHz.

#### **DECIMAL POINT**

A high at the Decimal Point input resets the Blanking flip-flop causing the display to unblank. Decimal Point should be brought high at start of digit time which has active Decimal Point.



FIGURE 1

# DIGIT STROBES

Timing of Digit Strobes is arranged such that both edges of strobe are guardbanded by a minimum 400ns within valid BCD data when scan frequency is 100kHz or less. The guardband is a minimum of 200ns at 250kHz scan frequency. At 500kHz only negative edge of Strobe is guaranteed to be within valid BCD data by a minimum 200ns.

## OVERFLOW

The Overflow flip-flop sets on the first negative transition of the Overflow Input and remains set until Reset is brought low. Data is transferred from Overflow flip-flop to Overflow Latch when Load is brought low. A high at the Overflow Latch causes display to unblank. Overflow Output is output of Overflow Latch. MSB outputs of Decades 6, 7, 8 are available for use as Overflow Input.

## LATCHES

Eight decades of latch are provided, two for storage of the two external least significant decade counters and the remaining 6 for internal counter outputs. All latches when Load signal is brought low for a minimum of 4 $\mu$ s and kept low until a minimum of 12 $\mu$ s has elapsed from previous negative edge of count pulse (ripple time). Storage of valid data occurs when Load signal is high for a minimum of 1 $\mu$ s before next negative edge of count pulse or reset. Data is transferred from Overflow flip-flop to Overflow latch at the same time.

# BLANKING

Leading zero blanking is employed. At start of each MSD to LSD scan, display is blanked until a non-zero digit or active decimal point is encountered. Display unblanks during LSD time and whenever Overflow output is high. When Scan Reset is applied, display blanks to prevent display damage.

Blanking information is available at Blank output.

# BCD DATA

MAXIMUM RATINGS

Data is available in multiplexed BCD format. BCD data can be readily demultiplexed using Digit Strobes as latch enable signals.

# POWER SUPPLIES

+4.75V to +15V single power supply operation is obtained when VGG and VDD are tied together. Inputs and outputs are CMOS compatible and Minimum Input Noise Immunity of 25% of power supply is guaranteed except for Decade 1 and 2 inputs. (All inputs are TTL compatible at +4.75V to +5.25V operation.) With VGG at -12V, VDD at OV and Vss at +5V all inputs are TTL and CMOS compatible. All outputs are CMOS compatible and BCD and BLANK outputs also provide standard TTL compatibility. In addition, Overflow Output is low power TTL compatible. In either mode outputs swing between VDD and Vss.

PARAMETER Storage Temp	SYMBOL erature Tstg	<b>VALUE</b> -65 to +150	UNITS °C				
Operating Temperature TA		-25 to +70	°C				
Voltage (any pin to Vss) Vmax -30 to +0.5 V DC ELECTRICAL CHARACTERISTICS							
	', Vss = +4.75 to +15V, -25°	C TA +70°C	unless otherwise	specified )			
PARAMETER		0 1/1 1/0 0	SYMBOL	MIN	MAX	UNITS	
	Operating Supply Curre (fc = 7.5MHz) Input Noise Immunity	ent	ldds	-	15	mA	
	Low and High		Vni	25% (Vss - Vdd)	-	V	
EXTERNAL DECADE INPUTS	<pre>{ Input Voltage "0"   Input Voltage "1"</pre>		Vil Vih	Vss - 20 Vss - 1.0	Vss - 3.95 Vss	V V	
D6, D7, D8 OF, BCD Blank	Output Voltage "0"           Output Voltage "1"		Vol Voh	- Vss - 1.0	+0.2 -	V V	
(See Note 1)	Output Voltage "0" (sinking 10µA)		Vol	-	+0.5	V	
Segment	Output Current "1"						
and –	Vss = 4.75V(Voh = Vss	- 0.5V)	-	0.05	-	mA	
Strobe	(Voh = Vss	,	-	0.25	-	mA	
Outputs ( <b>See Note 2</b> )	(Voh = Vss Vss = 10V (Voh = Vss		-	0.90 2.0	-	mA mA	
	(Voh = Vss (Voh = Vss		-	3.0	-	mA mA	
	Vss = 15V (Voh = Vss		-	3.0	-	mA	
	(Voh = Vss	s - 3V)	-	4.5	-	mA	
NOTE 1: Current Sink = Same as segment and strobe outputs. Current Source = N/A at Voh = Vss - 0.5V for Vss = +4.75V 35µA at Voh = Vss - 1V for Vss = +4.75V 40% of segment and strobe outputs at all other specified operating points.         NOTE 2: Limit segment current to 6mA maximum.         The following inputs have internal pull down resistors to Vbb with maximum sink current of 5µA at Vss input. Scan Reset         B1/D1       B1/D2         Decimal       B2/D1         B2/D1       B4/D2							
	B8/D1		B8/D2				
TTL COMPATIBLE OUTPUTS:				S	SCAN OSCILLATOR CAPACITANCE		
<b>POWER SUPPLIES:</b> $Vss = +5V \pm 5\%$ , $VDD = 0V$ , $VGG = -12V \pm 5\%$					TYPICAL OSCILLATOR FREQUENCY		
OUTPUT LEVELS	5: "1" Level Vss - 0.5V (so "0" Level 0.4V (sinking	ourcing 100µA) 1.6mA)	BLANK AND DATA OUTP	UTS 50	<b>4.75V</b> pF 40.0 kHz	<b>10V 15V</b> 24.2kHz 22.2 kHz	
	"1" Level Vss5V (sou "0" Level 0.4V (sinking		<pre>OVERFLOW OUTPUT</pre>	, 100 470	•	14.8kHz 13.8 kHz 3.6kHz 3.5 kHz	
All other outputs as specified for single power supply, Vss = +15V operation. Inputs as specified for single power supply, Vss = $+5V \pm 5\%$ operation.							



<sup>7031-012703-3</sup> 

