				• • •					
				Monolithic Line	ear IC				
	No.505G			LA33	861				
	SANYO								
		1	LL FM MULTIPL	ex Stereo Demodula	TOR				
				1					
	Use								
	The LA3361, PLL FM multip] voltage-use appliance such				upply				
	Features								
	 Wide supply voltage ratio Operation of forced model Depending or O 70 < X 	onaural supply	(IF muting) or V	CO stopping by only or	ne pin.				
	V9 >2.] 3. Good ripple rejection.	.V:	VCO stopping	-					
	 High level of lamp tur With separation control 		sensitivity: 7m	V.					
	6. High gain.	, P							
	7. Less current consumpti	lon: 8.5	mA typical.						
	Maximum Ratings at Ta=25°C			unit					
	Maximum Supply Voltage	V _{CCma}	x pin 6-7 pin 1-7	16 V 16 V					
	Lamp Driving Current	IL	-	40 mA					
	Allowable Power Dissipation Operation Temperature		Ta≦50°C	400 mW -20 to +70 °C					
	Storage Temperature	Topr Tstg		-40 to $+125$ °C					
	Recommended Operating Condition	ons at T	a=25°C	unit					
	Recommended Supply Voltage	∍ V _{CC}		6 V					
	Input Signal Voltage	vi.		100 to 200 mV					
		10%,f=1k	V _{CC} =6V,RL=3.3koh Hz:	min typ	max				
	Quiescent Current Input Resistance	r_{icco}		8.5 15k 20k	12.0				
	Channel Separation	+1		35 45					
	Total Harmonic Distortion	THD	stereo, sub	0.2					
	Output Voltage Channel Balance	vo	$v_1=100mV$	66 85 0.5	115 1.5				
	Continued on next page								
	Pdmax - Ta Package Dimensions								
				3006B					
				<u>popopo</u> ,	Æ				
	, м д, 296 				¥				
	Power Dissipation				Ψ <u></u>				
				19.2	10.23 10.23				
	0 -20 0 20 40 60 Ambient Temperature, Ta	60	:						
l	Ambient Temperature, Ta				•				
	AL			UUUUUUUUUUU <u>U</u> 	YO: DIP				
				112 U.40 6.04 D.N.	- WI DIE				

Continued from preceding page	ge.		min typ	max	unit
Lamp Turn-on Level	v_L	L+R=90%,pilot=10%	65		mV
Hysteresis	hy	_	3.5	6.0	đB
Capture Range	CR		±2.5		8
Allowable Input Level	Vi	THD=2%	450		mV

Equivalent Circuit Block Diagram and Peripheral Circuit



BL-13

BL-13

Korin Co

#

Korin, Co

1

300

۷rr

3.34 8 2

4.7µX 2

۲

Vcc O

MPX O

事

620n

οι

OR

2

0.015

0.015

3.3

 \overline{m}

2k

An Example of Printed Pattern Using LC Filter (Cu-foiled area, 50x82mm²)

LA3361

Equivalent Circuit



No.505-3/8

Examples of Low Pass Filter (with Deemphasis, RL=3.3kohms)



Unit (resistance: Ω, capacitance: F)





No.505-4/8



No.505-5/8

Proper cares in using the IC

(1) Pin 9-used control

Pin 9 is for stereo/monaural selection and VCO stop. When a voltage of less than 0.7V is applied to pin 9 or pin 9 is grounded or brought into the open state, the stereo (automatic) mode is entered. When a voltage of more than 2.1V is applied to pin 9, the VCO stops operating and the stereo indicator is prevented from malfunctioning. Therefore, no external measure against malfunction is required. When applying a voltage to pin 9, the following should be noted. Anapplied voltage of approximately 0.7V or 2.1V causes the internal transistors to enter the active region and hum or noise is liable to enter pin 9. Therefore, for example, the applied voltage must be set to an intermediate voltage such as 0V, 1.4V, 2.8V.





When the VCO stop mode caused by application of a voltage to pin 9 is released, the stereo indicator may be turned ON momentarily. This phenomenon is liable to occur if the value of the capacitor across pins 10 and 11 is large $(C_{10-11}>2$ to 3uF). The reason for this is that if the VCO stop mode and forced monaural mode are released simultaneously when the C10-11 is charged with the pin 10 side being at "H" level at the VCO stop mode, the trigger circuit is turned ON until the C10-11 is discharged. This can be prevented by making the release of the forced monuaral mode a little

later than that of the VCO stop mode. For this purpose, the Cg is connected across pin 9 and GND as shown below so that the voltage on pin 9 drops slowly at the time of release.



C9>2C10-11 is a rule-of-thumb guide for the relation between C9 and C10-11 which prevents the stereo indicator from being turned ON mistakenly.

- (2) Loop filter capacitor C14-15 When your set is designed with an input signal level of 250mV or greater, the C14-15 is luF. The capture range tends to extend with the input level. When your set is designed with a high input signal level of 250mV or greater, your set is liable to be affected by highfrequency signals or noises. Therefore, the loop filter capacitor (across pins 14 and 15) should be made large to narrow the filter bandwidth. If C14-15=luF is used in your set with an input signal level of 250mV or greater, the capture range is made a little narrower and your set is hard to be affected by high-frequency signals.
- (3) Phase compensation capacitor
 (See Fig.8.)

A capacitor of 620pF is connected across pin 3 and GND to compensate the phase lead caused by the decoupling capacitor across pins 3 and 13 and the phase shift caused by the PLL. If no phase compensation capacitor is connected, the center of the separation characteristic plotted against the free-running frequency is off 19.00kHz and the margin for the free-running frequency drift and adjustment error becomes narrow. Therefore, phase compensation should be done.

 (4) Separation control
 The separation control is done to provide a single or double hump response in the separation vs. free-running frequency characteristic as shown on

next page.



As is obvious from the figure shown above, the double hump response has more margin for the free-funning frequency drift. The double hump response is obtained by setting separation control resistance RS to a rather large value. The separation varies with RS as shown above and has peak point at RS=380kohms give the single hump response. Separation control should be done at a point a little off this peak on the double hump response side. For further details on separation, see the catalog of the LA3350.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall: ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.