

Vishay Siliconix



Power MOSFET

PRODUCT SUMMARY				
V _{DS} (V)	60			
R _{DS(on)} (Ω)	$V_{GS} = 5 V$	0.20		
Q _g (Max.) (nC)	8.4			
Q _{gs} (nC)	2.6			
Q _{gd} (nC)	6.4			
Configuration	Single			





N-Channel MOSFET

FEATURES

- Dynamic dV/dt Rating
- For Automatic Insertion
- End Stackable
- Logic-Level Gate Drive
- R_{DS(on)} Specified at V_{GS} = 4 V and 5 V
- 175 °C Operating Temperature
- · Fast Switching
- Compliant to RoHS Directive 2002/95/EC

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The 4 pin DIP package is a low cost machine-insertiable case style which can be stacked in multiple combinations on standard 0.1" pin centers. The dual drain servers as a thermal link to the mounting surface for power dissipation levels up to 1 W.

ORDERING INFORMATION	
Package	HVMDIP
Lead (Pb)-free	IRLD014PbF
	SiHLD014-E3
SnPb	IRLD014
	SiHLD014

ABSOLUTE MAXIMUM RATINGS $T_C = 25 ^{\circ}C$, unless otherwise noted							
PARAMETER			SYMBOL	LIMIT	UNIT		
Drain-Source Voltage			V _{DS}	60	V		
Gate-Source Voltage			V _{GS}	± 10			
Continuous Drain Current	V at 5 0 V	$T_{C} = 25 \degree C$ $T_{C} = 100 \degree C$		1.7			
	V _{GS} at 5.0 V	T _C = 100 °C	I _D	1.2	А		
Pulsed Drain Currenta			I _{DM}	14			
Linear Derating Factor				0.0083	W/°C		
Single Pulse Avalanche Energy ^b			E _{AS}	490	mJ		
Maximum Power Dissipation	T _C = 25 °C		PD	1.3	W		
Peak Diode Recovery dV/dtc			dV/dt	4.5	V/ns		
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to + 175	•••			
Soldering Recommendations (Peak Temperature)	for 10 s			300 ^d	°C		

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. $V_{DD} = 25 \text{ V}$, starting $T_J = 25 \text{ °C}$, L = 197 mH, $R_g = 25 \Omega$, $I_{AS} = 1.7 \text{ A}$ (see fig. 12).

c. $I_{SD} \leq$ 10 A, dI/dt \leq 90 A/µs, $V_{DD} \leq V_{DS},\,T_J \leq$ 175 °C.

d. 1.6 mm from case.

* Pb containing terminations are not RoHS compliant, exemptions may apply



Vishay Siliconix



PARAMETER	SYMBOL	ТҮР		MAX.			UNIT		
Maximum Junction-to-Ambient	R _{thJA}	- 120			°C/W				
SPECIFICATIONS $T_J = 25 \ ^{\circ}C$, 1	unless otherv	vise noted							
PARAMETER	SYMBOL	1	T CONDITI	ONS	MIN.	TYP.	MAX.	UNI	
Static							1		
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} =	= 0 V, I _D = 2	50 μA	60	-	-	V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	-	e to 25 °C,	-	-	0.070	-	V/°C	
Gate-Source Threshold Voltage	V _{GS(th)}	1	: V _{GS} , I _D = 2		1.0	-	2.0	V	
Gate-Source Leakage	I _{GSS}	-	$V_{GS} = \pm 10^{\circ}$		-	-	± 100	nA	
5	400	$V_{GS} = \pm 10 \text{ V}$ $V_{DS} = 60 \text{ V}, V_{GS} = 0 \text{ V}$ $V_{DS} = 48 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 150 \text{ °C}$		-	-	25	- μΑ		
Zero Gate Voltage Drain Current	I _{DSS}			-	-	250			
Drain-Source On-State Resistance		V _{GS} = 5.0 V	1	= 1.0 A ^b	_	_	0.20	Ω	
	R _{DS(on)}	V _{GS} = 4.0 V		= 0.85 A ^b	-	-	0.28		
Forward Transconductance	g _{fs}	$V_{DS} = 25 \text{ V}, \text{ I}_{D} = 1.0 \text{ A}^{b}$		1.9	-	-	S		
Dynamic					1		1		
Input Capacitance	C _{iss}				-	400	-	pF	
Output Capacitance	C _{oss}	$V_{GS} = 0 V$ $V_{DS} = 25 V$ f = 1.0 MHz, see fig. 5		-	170	-			
Reverse Transfer Capacitance	C _{rss}			-	42	-			
Total Gate Charge	Qg				-	-	8.4		
Gate-Source Charge	Q _{gs}	V _{GS} = 5.0 V	$V_{GS} = 5.0 \text{ V} \qquad \begin{array}{c} I_{D} = 10 \text{ A}, V_{DS} = 48 \text{ V} \\ \text{see fig. 6 and } 13^{b} \end{array}$		-	-	2.6	nC	
Gate-Drain Charge	Q _{gd}				-	-	6.4		
Turn-On Delay Time	t _{d(on)}				-	9.3	-		
Rise Time	tr				-	110	-	-	
Turn-Off Delay Time	t _{d(off)}	$V_{DD} = 30 \text{ V}, I_D = 10 \text{ A}$ $R_g = 12 \Omega, R_D = 2.8 \Omega, \text{ see fig. } 10^{\text{b}}$		-	17	-	- ns		
Fall Time	t _f			-	26	-			
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from package and center of die contact		-	4.0	-	- nH		
Internal Source Inductance	L _S			-	6.0	-			
Drain-Source Body Diode Characteristic	s								
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the		-	-	1.7	A		
Pulsed Diode Forward Current ^a	I _{SM}	integral reverse •••••••••••••••••••••••••••••••••••			-	-		14	
Body Diode Voltage	V _{SD}	T_J = 25 °C, I_S = 1.7 A, V_{GS} = 0 V ^b		-	-	1.6	V		
Body Diode Reverse Recovery Time	t _{rr}	- $T_J = 25 \text{ °C}, I_F = 10 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s}^b$		-	93	130	ns		
Body Diode Reverse Recovery Charge	Q _{rr}			-	0.34	0.65	μC		
Forward Turn-On Time	t _{on}	Intrinsic tu	Irn-on time i	s negligible (turn	-on is dor	ninated by	Ls and I	Ln)	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width \leq 300 µs; duty cycle \leq 2 %.



Vishay Siliconix

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics, $T_C = 25$ °C




Fig. 2 - Typical Output Characteristics, T_C = 175 °C




Fig. 4 - Normalized On-Resistance vs. Temperature

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage





Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage





Vishay Siliconix




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case

Vishay Siliconix






Fig. 12a - Unclamped Inductive Test Circuit





Fig. 12b - Unclamped Inductive Waveforms






Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit

Vishay Siliconix





Peak Diode Recovery dV/dt Test Circuit

* $V_{GS} = 5$ V for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg291307.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.