

# International **IR** Rectifier

PD - 91846B

## SMPS MOSFET

**IRFR1N60A**  
**IRFU1N60A**

HEXFET® Power MOSFET


<b>V<sub>DSS</sub></b>	<b>R<sub>d(on)</sub> max</b>	<b>I<sub>D</sub></b>
<b>600V</b>	<b>7.0Ω</b>	<b>1.4A</b>

### Applications

- Switch Mode Power Supply (SMPS)
- Uninterruptable Power Supply
- Power Factor Correction

### Benefits

- Low Gate Charge Qg results in Simple Drive Requirement
- Improved Gate, Avalanche and dynamic dv/dt Ruggedness
- Fully Characterized Capacitance and Avalanche Voltage and Current



### Absolute Maximum Ratings

	Parameter	Max.	Units
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	1.4	A
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	0.89	
I <sub>DM</sub>	Pulsed Drain Current ①	5.6	W
P <sub>D</sub> @ T <sub>C</sub> = 25°C	Power Dissipation	36	
	Linear Derating Factor	0.28	W/°C
V <sub>GS</sub>	Gate-to-Source Voltage	± 30	V
dv/dt	Peak Diode Recovery dv/dt ③	3.8	V/ns
T <sub>J</sub> T <sub>STG</sub>	Operating Junction and Storage Temperature Range	-55 to + 150	°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case )	

|

### Applicable Off Line SMPS Topologies:

- Low Power Single Transistor Flyback

# IRFR/U1N60A

International  
Rectifier

**Static @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	600	—	—	V	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$
$R_{\text{DS}(\text{on})}$	Static Drain-to-Source On-Resistance	—	—	7.0	$\Omega$	$V_{\text{GS}} = 10\text{V}, I_D = 0.84\text{A}$ ④
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250\mu\text{A}$
$I_{\text{DSS}}$	Drain-to-Source Leakage Current	—	—	25	$\mu\text{A}$	$V_{\text{DS}} = 600\text{V}, V_{\text{GS}} = 0\text{V}$
		—	—	250		$V_{\text{DS}} = 480\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 150^\circ\text{C}$
$I_{\text{GSS}}$	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{\text{GS}} = 30\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{\text{GS}} = -30\text{V}$

**Dynamic @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**

	Parameter	Min.	Typ.	Max.	Units	Conditions
$g_{\text{fs}}$	Forward Transconductance	0.88	—	—	S	$V_{\text{DS}} = 50\text{V}, I_D = 0.84\text{A}$
$Q_g$	Total Gate Charge	—	—	14		$I_D = 1.4\text{A}$
$Q_{\text{gs}}$	Gate-to-Source Charge	—	—	2.7	nC	$V_{\text{DS}} = 400\text{V}$
$Q_{\text{gd}}$	Gate-to-Drain ("Miller") Charge	—	—	8.1		$V_{\text{GS}} = 10\text{V}$ , See Fig. 6 and 13 ④
$t_{\text{d}(\text{on})}$	Turn-On Delay Time	—	9.8	—		$V_{\text{DD}} = 250\text{V}$
$t_r$	Rise Time	—	14	—	ns	$I_D = 1.4\text{A}$
$t_{\text{d}(\text{off})}$	Turn-Off Delay Time	—	18	—		$R_G = 2.15\Omega$
$t_f$	Fall Time	—	20	—		$R_D = 178\Omega$ , See Fig. 10 ④
$C_{\text{iss}}$	Input Capacitance	—	229	—	pF	$V_{\text{GS}} = 0\text{V}$
$C_{\text{oss}}$	Output Capacitance	—	32.6	—		$V_{\text{DS}} = 25\text{V}$
$C_{\text{rss}}$	Reverse Transfer Capacitance	—	2.4	—		$f = 1.0\text{MHz}$ , See Fig. 5
$C_{\text{oss}}$	Output Capacitance	—	320	—		$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 1.0\text{V}, f = 1.0\text{MHz}$
$C_{\text{oss}}$	Output Capacitance	—	11.5	—		$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 480\text{V}, f = 1.0\text{MHz}$
$C_{\text{oss eff.}}$	Effective Output Capacitance	—	130	—		$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 0\text{V to } 480\text{V}$ ⑤


## Avalanche Characteristics


	Parameter	Typ.	Max.	Units
$E_{\text{AS}}$	Single Pulse Avalanche Energy <sup>②</sup>	—	93	mJ
$I_{\text{AR}}$	Avalanche Current <sup>①</sup>	—	1.4	A
$E_{\text{AR}}$	Repetitive Avalanche Energy <sup>①</sup>	—	3.6	mJ

## Thermal Resistance


	Parameter	Typ.	Max.	Units
$R_{\theta\text{JC}}$	Junction-to-Case	—	3.5	°C/W
$R_{\theta\text{JA}}$	Junction-to-Ambient (PCB mount) <sup>⑧</sup>	—	50	
$R_{\theta\text{JA}}$	Junction-to-Ambient	—	110	

## Diode Characteristics


	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_S$	Continuous Source Current (Body Diode)	—	—	1.4	A	MOSFET symbol showing the integral reverse p-n junction diode.
$I_{\text{SM}}$	Pulsed Source Current (Body Diode) ①	—	—	5.6		
$V_{\text{SD}}$	Diode Forward Voltage	—	—	1.6	V	$T_J = 25^\circ\text{C}, I_S = 1.4\text{A}, V_{\text{GS}} = 0\text{V}$ ④
$t_{\text{rr}}$	Reverse Recovery Time	—	290	440	ns	$T_J = 25^\circ\text{C}, I_F = 1.4\text{A}$
$Q_{\text{rr}}$	Reverse Recovery Charge	—	510	760	nC	$dI/dt = 100\text{A}/\mu\text{s}$ ④
$t_{\text{on}}$	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S + L_D$ )				




**Fig 1.** Typical Output Characteristics



**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance  
Vs. Temperature

# IRFR/U1N60A


International  
**IR** Rectifier




**Fig 5.** Typical Capacitance Vs.  
Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge Vs.  
Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode  
Forward Voltage




**Fig 8.** Maximum Safe Operating Area




**Fig 9.** Maximum Drain Current Vs.  
Case Temperature



**Fig 10a.** Switching Time Test Circuit




**Fig 10b.** Switching Time Waveforms




**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case

# IRFR/U1N60A


International  
Rectifier




**Fig 12a.** Unclamped Inductive Test Circuit



**Fig 12b.** Unclamped Inductive Waveforms




**Fig 13a.** Basic Gate Charge Waveform




**Fig 13b.** Gate Charge Test Circuit

6





**Fig 12c.** Maximum Avalanche Energy Vs. Drain Current



**Fig 12d.** Typical Drain-to-Source Voltage Vs. Avalanche Current

[www.irf.com](http://www.irf.com)

### Peak Diode Recovery dv/dt Test Circuit



\*  $V_{GS} = 5V$  for Logic Level Devices


**Fig 14.** For N-Channel HEXFETs

# IRFR/U1N60A

International  
**IR** Rectifier

## D-Pak (TO-252AA) Package Outline


Dimensions are shown in millimeters (inches)



## D-Pak (TO-252AA) Part Marking Information


Notes: This part marking information applies to devices produced before 02/26/2001

EXAMPLE: THIS IS AN IRFR120  
WITH ASSEMBLY  
LOT CODE 9U1P



Notes: This part marking information applies to devices produced after 02/26/2001


EXAMPLE: THIS IS AN IRFR120  
WITH ASSEMBLY  
LOT CODE 1234  
ASSEMBLED ON WW 16, 1999  
IN THE ASSEMBLY LINE "A"



International  
**IR** Rectifier

## I-Pak (TO-251AA) Package Outline


Dimensions are shown in millimeters (inches)



## I-Pak (TO-251AA) Part Marking Information


Notes: This part marking information applies to devices produced before 02/26/2001

EXAMPLE: THIS IS AN IRFR120 WITH ASSEMBLY LOT CODE 9U1P



Notes: This part marking information applies to devices produced after 02/26/2001

EXAMPLE: THIS IS AN IRFR120 WITH ASSEMBLY LOT CODE 5678 ASSEMBLED ON WW 19, 1999 IN THE ASSEMBLY LINE "A"




# IRFR/U1N60A

International  
**IR** Rectifier


## Tape & Reel Information

TO-252AA



NOTES :

1. CONTROLLING DIMENSION : MILLIMETER.
2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS ( INCHES ).
3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES :

1. OUTLINE CONFORMS TO EIA-481.

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. ( See fig. 11 )
- ② Starting  $T_J = 25^\circ\text{C}$ ,  $L = 95\text{mH}$   
 $R_G = 25\Omega$ ,  $I_{AS} = 1.4\text{A}$ . (See Figure 12)
- ③  $I_{SD} \leq 1.4\text{A}$ ,  $\text{di/dt} \leq 180\text{A}/\mu\text{s}$ ,  $V_{DD} \leq V_{(\text{BR})DSS}$ ,  
 $T_J \leq 150^\circ\text{C}$
- ④ Pulse width  $\leq 300\mu\text{s}$ ; duty cycle  $\leq 2\%$ .
- ⑤  $C_{oss}$  eff. is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$
- ⑥ When mounted on 1" square PCB (FR-4 or G-10 Material).  
For recommended footprint and soldering techniques refer to application note #AN-994.

Data and specifications subject to change without notice.  
This product has been designed and qualified for the Industrial market.  
Qualification Standards can be found on IR's Web site.

International  
**IR** Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105  
TAC Fax: (310) 252-7903  
Visit us at [www.irf.com](http://www.irf.com) for sales contact information. 3/03

This datasheet has been download from:

[www.datasheetcatalog.com](http://www.datasheetcatalog.com)

Datasheets for electronics components.