


## Power MOSFET

PRODUCT SUMMARY		
$V_{DS}$ (V)	- 200	
$R_{DS(on)}$ ( $\Omega$ )	$V_{GS} = - 10$ V	3.0
$Q_g$ (Max.) (nC)	11	
$Q_{gs}$ (nC)	7.0	
$Q_{gd}$ (nC)	4.0	
Configuration	Single	



### FEATURES

- Dynamic dV/dt Rating
- P-Channel
- Fast Switching
- Ease of Parallelizing
- Simple Drive Requirements
- Lead (Pb)-free Available



### DESCRIPTION

The Power MOSFETs technology is the key to Vishay's advanced line of Power MOSFET transistors. The efficient geometry and unique processing of the Power MOSFETs design achieve very low on-state resistance combined with high transconductance and extreme device ruggedness.

The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 W. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.

### ORDERING INFORMATION

Package	TO-220
Lead (Pb)-free	IRF9610PbF SiHF9610-E3
SnPb	IRF9610 SiHF9610

### ABSOLUTE MAXIMUM RATINGS $T_C = 25$ °C, unless otherwise noted

PARAMETER	SYMBOL	LIMIT	UNIT
Drain-Source Voltage	$V_{DS}$	- 200	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	
Continuous Drain Current	$V_{GS}$ at - 10 V	$I_D$	A
		- 1.8	
Pulsed Drain Current <sup>a</sup>	$T_C = 25$	- 1.0	A
		- 7.0	
Linear Derating Factor		0.16	W/°C
Maximum Power Dissipation	$P_D$	20	W
Inductive Current, Clamp	$I_{LM}$	- 7.0	A
Peak Diode Recovery dV/dt <sup>c</sup>	dV/dt	- 5.0	V/ns
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	- 55 to + 150	°C
Soldering Recommendations (Peak Temperature)	for 10 s	300 <sup>d</sup>	
Mounting Torque	6-32 or M3 screw	10	lbf · in
		1.1	N · m

#### Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 5).

b. Not applicable.

c.  $I_{SD} \leq - 1.8$  A,  $dI/dt \leq 70$  A/ $\mu$ s,  $V_{DD} \leq V_{DS}$ ,  $T_J \leq 150$  °C.



d. 1.6 mm from case.

\* Pb containing terminations are not RoHS compliant, exemptions may apply

**THERMAL RESISTANCE RATINGS**

PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	$R_{thJA}$	-	62	$^{\circ}\text{C}/\text{W}$
Case-to-Sink, Flat, Greased Surface	$R_{thCS}$	0.50	-	
Maximum Junction-to-Case (Drain)	$R_{thJC}$	-	6.4	


**SPECIFICATIONS**  $T_J = 25 \text{ }^{\circ}\text{C}$ , unless otherwise noted

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
<b>Static</b>							
Drain-Source Breakdown Voltage	$V_{DS}$	$V_{GS} = 0 \text{ V}$ , $I_D = -250 \mu\text{A}$		-200	-	-	V
$V_{DS}$ Temperature Coefficient	$\Delta V_{DS}/T_J$	Reference to $25 \text{ }^{\circ}\text{C}$ , $I_D = -1 \text{ mA}$		-	-0.23	-	$^{\circ}\text{C}/\text{C}$
Gate-Source Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}$ , $I_D = -250 \mu\text{A}$		-2.0	-	-4.0	V
Gate-Source Leakage	$I_{GSS}$	$V_{GS} = \pm 20 \text{ V}$		-	-	$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -200 \text{ V}$ , $V_{GS} = 0 \text{ V}$		-	-	-100	$\mu\text{A}$
		$V_{DS} = -160 \text{ V}$ , $V_{GS} = 0 \text{ V}$ , $T_J = 125 \text{ }^{\circ}\text{C}$		-	-	-500	
Drain-Source On-State Resistance	$R_{DS(on)}$	$V_{GS} = -10 \text{ V}$	$I_D = -0.90 \text{ A}^b$	-	-	3.0	$\Omega$
Forward Transconductance	$g_{fs}$	$V_{DS} = -50 \text{ V}$ , $I_D = -0.90 \text{ A}^b$		0.90	-	-	S
<b>Dynamic</b>							
Input Capacitance	$C_{iss}$	$V_{GS} = 0 \text{ V}$ , $V_{DS} = -25 \text{ V}$ , $f = 1.0 \text{ MHz}$ , see fig. 10		-	170	-	pF
Output Capacitance	$C_{oss}$			-	50	-	
Reverse Transfer Capacitance	$C_{rss}$			-	15	-	
Total Gate Charge	$Q_g$	$V_{GS} = -10 \text{ V}$	$I_D = -3.5 \text{ A}$ , $V_{DS} = -160 \text{ V}$ , see fig. 11 and 18 <sup>b</sup>	-	-	11	nC
Gate-Source Charge	$Q_{gs}$			-	-	7.0	
Gate-Drain Charge	$Q_{gd}$			-	-	4.0	
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = -100 \text{ V}$ , $I_D = -0.90 \text{ A}$ , $R_G = 50 \Omega$ , $R_D = 110 \Omega$ , see fig. 17 <sup>b</sup>		-	8.0	-	ns
Rise Time	$t_r$		-	15	-		
Turn-Off Delay Time	$t_{d(off)}$		-	10	-		
Fall Time	$t_f$		-	8.0	-		
Internal Drain Inductance	$L_D$	Between lead, 6 mm (0.25") from package and center of die contact		-	4.5	-	nH
Internal Source Inductance	$L_S$			-	7.5	-	
<b>Drain-Source Body Diode Characteristics</b>							
Continuous Source-Drain Diode Current	$I_S$	MOSFET symbol showing the integral reverse p - n junction diode		-	-	-1.8	A
Pulsed Diode Forward Current <sup>a</sup>	$I_{SM}$			-	-	-7.0	
Body Diode Voltage	$V_{SD}$	$T_J = 25 \text{ }^{\circ}\text{C}$ , $I_S = -1.8 \text{ A}$ , $V_{GS} = 0 \text{ V}^b$		-	-	-5.8	V
Body Diode Reverse Recovery Time	$t_{rr}$	$T_J = 25 \text{ }^{\circ}\text{C}$ , $I_F = -1.8 \text{ A}$ , $dI/dt = 100 \text{ A}/\mu\text{s}^b$		-	240	360	ns
Body Diode Reverse Recovery Charge	$Q_{rr}$			-	1.7	2.6	$\mu\text{C}$
Forward Turn-On Time	$t_{on}$	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S$ and $L_D$ )					


**Notes**

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 5).


b. Pulse width  $\leq 300 \mu\text{s}$ ; duty cycle  $\leq 2 \%$ .

**TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted



91080\_01

**Fig. 1 - Typical Output Characteristics**


91080\_03

**Fig. 3 - Typical Saturation Characteristics**

91080\_02

**Fig. 2 - Typical Transfer Characteristics**

91080\_04

**Fig. 4 - Maximum Safe Operating Area**

91080\_05

**Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case vs. Pulse Duration**




Fig. 6 - Typical Transconductance vs. Drain Current




Fig. 9 - Normalized On-Resistance vs. Temperature




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 10 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 8 - Breakdown Voltage vs. Temperature









Fig. 11 - Typical Gate Charge vs. Gate-to-Source Voltage


**Fig. 12 - Typical On-Resistance vs. Drain Current**

**Fig. 13 - Maximum Drain Current vs. Case Temperature**

**Fig. 14 - Power vs. Temperature Derating Curve**

**Fig. 15 - Clamped Inductive Test Circuit**

**Fig. 16 - Clamped Inductive Waveforms**




Fig. 17a - Switching Time Test Circuit




Fig. 18a - Basic Gate Charge Waveform




Fig. 17b - Switching Time Waveforms






Fig. 18b - Gate Charge Test Circuit


### Peak Diode Recovery dV/dt Test Circuit



\*  $V_{GS} = -5 \text{ V}$  for logic level and  $-3 \text{ V}$  drive devices

Fig. 19 - For P-Channel

### TO-220-1



DIM.	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A	4.24	4.65	0.167	0.183
b	0.69	1.02	0.027	0.040
b(1)	1.14	1.78	0.045	0.070
c	0.36	0.61	0.014	0.024
D	14.33	15.85	0.564	0.624
E	9.96	10.52	0.392	0.414
e	2.41	2.67	0.095	0.105
e(1)	4.88	5.28	0.192	0.208
F	1.14	1.40	0.045	0.055
H(1)	6.10	6.71	0.240	0.264
J(1)	2.41	2.92	0.095	0.115
L	13.36	14.40	0.526	0.567
L(1)	3.33	4.04	0.131	0.159
Ø P	3.53	3.94	0.139	0.155
Q	2.54	3.00	0.100	0.118

ECN: X15-0364-Rev. C, 14-Dec-15  
DWG: 6031


#### Note

- M\* = 0.052 inches to 0.064 inches (dimension including protrusion), heatsink hole for HVM

Package Picture

ASE

Xi'an





## Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.