Am73/8303 • Am73/8304B Octal Three-State Bidirectional Bus Transceivers

DISTINCTIVE CHARACTERISTICS

- 8-bit bidirectional data flow reduces system package count
- 3-state inputs/outputs for interfacing with bus-oriented systems
- PNP inputs reduce input loading
- V_{CC} 1.15V V_{OH} interfaces with TTL, MOS and CMOS
- 48mA, 300pF bus drive capability
- Am73/8303 inverting transceivers
- Am73/8304B noninverting transceivers
- Transmit/Receive and Chip Disable simplify control logic
- 20-pin ceramic and molded DIP package
- Low power 8mA per bidirectional bit
- Advanced Schottky processing
- Bus port stays in hi-impedance state during power up/down
- 100% product assurance screening to MIL-STD-883 requirements

FUNCTIONAL DESCRIPTION

The Am73/8303 and Am73/8304B are 8-bit 3-State Schottky transceivers. They provide bidirectional drive for bus-oriented microprocessor and digital communications systems. Straight through bidirectional transceivers are featured, with 16mA drive capability on the A ports and 48mA bus drive capability on the B ports. PNP inputs are incorporated to reduce input loading.

One input, Transmit/Receive determines the direction of logic signals through the bidirectional transceiver. The Chip Disable input disables both A and B ports by placing them in a 3-state condition. Chip Disable is functionally the same as an active LOW chip select.

The output high voltage (V_{OH}) is specified at V_{CC} – 1.15V minimum to allow interfacing with MOS, CMOS, TTL, ROM, RAM, or microprocessors.



12

ABSOLUTE MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65 to +150°C
Supply Voltage	7.0V
Input Voltage	
Output Voltage	5.5V
Lead Temperature (Soldering, 10 seconds)	5.5V
	300°C

ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Noted:

MIL COM'L $T_A = -55 \text{ to } +125^{\circ}\text{C}$ $T_A = 0 \text{ to } +70^{\circ}\text{C}$

125°C °C
 V_{CC} MIN = 4.5V
 V_{CC}

 V_{CC} MIN = 4.75V
 V_{CC}

 V_{CC} MAX = 5.5V V_{CC} MAX = 5.25V

DC ELECTRICAL CHARACTERISTICS over operating temperature range

Parameters	Descrip		S over operating temperature range Test Conditions			Min	Typ (Note 1)	Max	Unit	
			A PORT	(An-A7)			· · · · · · · · · · · · · · · · · · ·			
VIH	Logical "1" Input Voltage		$CD = V_{II} MAX, T/F$				2.0	T		1 16.0
VIL	Logical "0" Input Voltage		$C\underline{D} = V_{1L} MAX,$			COMIL	2.0	+		Volts
			T/R = 2.0V			MIL	<u> </u>		0.8	. Volts
VOH	Logical "1" Output Voltage		CD = VIL MAX, OH =		юн = -	L	V _{CC} -1.15	V _{CC} -0.7	0.7	+
			$T/R = 0.8V$ $I_{OH} = -3.0mA$				2.7	3.95		. Volts
VOL	Logical "0" Output Voltage	9	$CD = V_{II} MAX,$	l _{OL} = 8m	A		0.3	0.4	Volts	
				l _{OL} = 161	nA		0.35	0.50	VOIIS	
los	Output Short Circuit Curre	ent	$CD = V_{IL} MAX, T/\overline{R}$ $V_{CC} = MAX, Note 2$	$CD = V_{IL} MAX, T/\overline{R} = 0.8V, V_O = 0V,$ $V_{CC} = MAX Note 2$			-10	-38	-75	mA
Чн	Logical "1" Input Current		CD = VIL MAX, T/R		= 2.7V			0.1	80	
կ	Input Current at Maximum	Input Voltage	CD = 2.0V, VCC MA			_	<u> </u>	- V.1	1	μA
I _{IL}	Logical "0" Input Current		CD = VIL MAX, T/R				<u> </u>	-70	-200	<u> </u>
Vc	Input Clamp Voltage		CD = 2.0V, IN = -					-0.7	-1.5	μA Volts
lop	Output/Input 3-State Current						-0.7	-200	VORS	
			$CD = 2.0V \qquad \qquad V_O = 0.4V \\ V_O = 4.0V$					80	μΑ	
			B PORT ((Bn-B7)			<u>ا</u>			L
VIH	Logical "1" Input Voltage		CD = VIL MAX, T/R				2.0	<u> </u>		Volts
VIL	Logical "0" Input Voltage				COM'L			0.8	VOILS	
IL .			$CD = V_{IL} MAX,$ $T/R = V_{IL} MAX$			MIL	<u> </u>		0.8	Volts
V _{OH} Logical "1" Outpu			I _{OH} = -0		V _{CC} -1.15	V _{CC} -0.8	0.7			
	Logical "1" Output Voltage	oltage	$C\underline{D} = V_{IL} MAX,$	F	l _{OH} = ~5		2.7	3.9		Volts
		T/R = 2.0V	l _{OH} = -1		2.4	3.6		VOID		
VOL Logical "0" Output Voltage	CD = V	CD = VII MAX.		l _{OL} = 20n			0.3	0.4		
			$\begin{array}{ll} C\underline{D} = V_{IL} MAX, & I_{\underline{OL}} = 20 mA \\ T/\overline{R} = 2.0V & I_{\underline{OL}} = 48 mA \end{array}$				0.4	0.5	Volts	
los	Output Short Circuit Curren	nt	$CD = V_{IL} MAX, T/\overline{R} = 2.0V, V_0 = 0V$ $V_{CC} = MAX, Note 2$				-25	-50	-150	mA
I _{IH}	Logical "1" Input Current		$CD = V_{IL} MAX, T/R$		$V_1 = 2.7V$			0.1	80	
կ	Input Current at Maximum	Input Voltage								μ Α
	Logical "0" Input Current			$CD = 2.0V, V_{CC} = MAX, V_I = V_{CC} MAX$ $CD = V_{IL} MAX, T/\overline{R} = V_{IL} MAX, V_I = 0.4V$				-70	1	mA
V _C	Input Clamp Voltage		$CD = 2.0V, I_{IN} = -1$		-			-0.7	-200	μA Volts
lop I	Output/Input 3-State Curre		$CD = 2.0V \qquad \qquad V_0 = 0.4V$,		-0.7	-200	VOICS	
00		in a second s			$V_0 = 4.0V$			200	μA	
			CONTROL INPL	JTS CD, T/						<u> </u>
V _{IH}	Logical "1" Input Voltage						2.0			Volts
	Logical "0" Input Voltage		COMIL			COMIL			0.8	
								0.7	Volts	
ы	Logical "1" Input Current		V ₁ = 2.7V			0.5	20	µA		
<u>4 </u> []	Input Current at Maximum	Input Voltage	$V_{CC} = MAX, V_I = V_{CC} MAX$				1.0	mA		
ա և	ogical "0" Input Current		$V_i = 0.4V$ T/R		T/R		-0.1	-0.25		
-			v1 = 0.4V		CD		-0.1	-0.25 m/	mA	
/cI	nput Clamp Voltage		$I_{\rm IN} = -12mA$				-0.8	-1.5	Volts	
			POWER SUPPLY	Y CURREN	π	·	·	·····		
		Am73/8303	$CD = V_1 = 2.0V, V_{CC} = MAX$				<u> </u>	70	100	
CC F	Power Supply Current		$CD = 0.4V, V_{INA} = T/R = 2.0V, V_{INA} = 1000$					100	150	mA
		$CD = 2.0V, V_{I} = 0.4V, V_{CC} = MAX$ $CD = V_{INA} = 0.4V, T/\overline{R} = 2.0V, V_{CC} = MAX$				70	100			
						· -		mA		

AC ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0V, T_A = 25° C)

arameters	Description	Test Conditions	Typ (Note 1)	Max	Units
	A PORT DATA/M	IODE SPECIFICATIONS			
^t PDHLA	Propagation Delay to a Logical "0" from B Port to A Port	$\begin{array}{l} \text{CD} = 0.4\text{V}, \ \text{T}/\overline{\text{R}} = 0.4\text{V} \ \text{(Figure 1)} \\ \text{R}_1 = 1\text{k}, \ \text{R}_2 = 5\text{k}, \ \text{C}_1 = 30\text{pF} \end{array}$	8	12	ns
^t PDLHA	Propagation Delay to a Logical "1" from B Port to A Port	$CD = 0.4V, T/\overline{R} = 0.4V$ (Figure 1) $R_1 = 1k, R_2 = 5k, C_1 = 30pF$	11	16	ns
^t PLZA	Propagation Delay from a Logical "0" to 3-State from CD to A Port	B_0 to $B_7 = 2.4V$, $T/\overline{R} = 0.4V$ (Figure 3) $S_3 = 1$, $R_5 = 1k$, $C_4 = 15pF$	10	15	ns
^t PHZA	Propagation Delay from a Logical "1" to 3-State from CD to A Port	B_0 to B_7 = 0.4V, T/\overline{R} = 0.4V (Figure 3) S_3 = 0, R_5 = 1k, C_4 = 15pF	8	15	ns
^t PZLA	Propagation Delay from 3-State to a Logical "0" from CD to A Port	B_0 to $B_7 = 2.4V$, $T/\overline{R} = 0.4V$ (Figure 3) $S_3 = 1$, $R_5 = 1k$, $C_4 = 30pF$	20	30	ns
^t PZHA	Propagation Delay from 3-State to a Logical "1" from CD to A Port	B_0 to $B_7 = 0.4V$, $T/\overline{R} = 0.4V$ (Figure 3) $S_3 = 0$, $R_5 = 5k$, $C_4 = 30pF$	19	30	ns
	B PORT DATA/N	ODE SPECIFICATIONS			
	Propagation Delay to a Logical "0" from A Port to B Port	$CD = 0.4V, T/\vec{R} = 2.4V \text{ (Figure 1)}$ R ₁ = 100Ω, R ₂ = 1k, C ₁ = 300pF	12	18	ns
		$R_1 = 667\Omega, R_2 = 5k, C_1 = 45pF$	7	12	ns
teniue I .	Propagation Delay to a Logical "1" from A Port to B Port	CD = 0.4V, T/ \overline{R} = 2.4V (Figure 1) R ₁ = 100 Ω , R ₂ = 1k, C ₁ = 300pF	15	20	ns
		$R_1 = 667\Omega, R_2 = 5k, C_1 = 45pF$	9	14	ns
^t PLZB	Propagation Delay from a Logical "0" to 3-State from CD to B Port	A ₀ to A ₇ = 2.4V, T/ \overline{R} = 2.4V (Figure 3) S ₃ = 1, R ₅ = 1k, C ₄ = 15pF	13	18	ПŚ
^t PHZB	Propagation Delay from a Logical "1" to 3-State from CD to B Port	A_0 to $A_7 = 0.4V$, $T/\overline{R} = 2.4V$ (Figure 3) $S_3 = 0$, $R_5 = 1k$, $C_4 = 15pF$	8	15	ns
tPZLB Propagation Delay from 3-Sta CD to B Port	Propagation Delay from 3-State to a Logical "0" from		25	35	ns
		$S_3 = 1, R_5 = 667\Omega, C_4 = 45pF$	16	25	ns
^t PZHB	Propagation Delay from 3-State to a Logical "1" from CD to B Port	$\begin{tabular}{ c c c c c c } \hline A_0 & to \ A_7 = 0.4V, \ T/\overline{R} = 2.4V \ (Figure \ 3) \\ \hline S_3 = 0, \ R_5 = 1k, \ C_4 = 300 pF \end{tabular}$	22	35	ns
		$S_3 = 0, R_5 = 5k, C_4 = 45pF$	14	25	ns
	TRANSMIT RECEIV	E MODE SPECIFICATIONS			
t _{TRL}	Propagation Delay from Transmit Mode to Receive a Logical "0", T/ \overline{R} to A Port	$\begin{array}{l} \text{CD} = 0.4 \text{V} \mbox{ (Figure 2)} \\ \text{S}_1 = 1, \mbox{ R}_4 = 100 \Omega, \mbox{ C}_3 = 5 \mbox{pF} \\ \text{S}_2 = 1, \mbox{ R}_3 = 1 \mbox{k}, \mbox{ C}_2 = 30 \mbox{pF} \end{array}$	23	35	ns
^t тян	Propagation Delay from Transmit Mode to Receive a Logical "1", T/R to A Port	$\begin{array}{l} \text{CD}=0.4\text{V} \mbox{ (Figure 2)} \\ \text{S}_1=0, \text{R}_4=100\Omega, \text{C}_3=5\text{pF} \\ \text{S}_2=0, \text{R}_3=5\text{k}, \text{C}_2=30\text{pF} \end{array}$	22	35	ns
^t RTL	Propagation Delay from Receive Mode to Transmit a Logical "0", T/R to B Port	$\begin{array}{l} \text{CD} = 0.4 \text{V} \mbox{ (Figure 2)} \\ \text{S}_1 = 1, \mbox{ R}_4 = 100 \Omega, \mbox{ C}_3 = 300 \mbox{ pF} \\ \text{S}_2 = 1, \mbox{ R}_3 = 300 \Omega, \mbox{ C}_2 = 5 \mbox{ pF} \end{array}$	26	35	ns
^t RTH	Propagation Delay from Receive Mode to Transmit a Logical "1", T/R to B Port	CD = 0.4V (Figure 2) $S_1 = 0, R_4 = 1k, C_3 = 300pF$ $S_2 = 0, R_3 = 300\Omega, C_2 = 5pF$	27	35	ns

Notes: 1. All typical values given are for $V_{CC} = 5.0V$ and $T_A = 25^{\circ}C$. 2. Only one output at a time should be shorted.

Inputs		Condition	5
Chip Disable	0	0	1
Transmit/Receive	0	1	x
A Port	Out	ln	HI-Z
B Port	In	Out	HI-Z

12

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0V$, $T_A = 25^{\circ}C$)

Parameters		Test Conditions	Typ (Note 1)	Max	Unit
	A PORT DATA/	MODE SPECIFICATIONS			
^t PDHLA	Propagation Delay to a Logical "0" from B Port to A Port	$CD = 0.4V, T/\overline{R} = 0.4V$ (Figure 1) $R_1 = 1k, R_2 = 5k, C_1 = 30pF$	14	18	ns
^t PDLHA	Propagation Delay to a Logical "t" from B Port to A Port	$CD = 0.4V, T/\overline{R} = 0.4V$ (Figure 1) $R_1 = 1k, R_2 = 5k, C_1 = 30pF$	13	18	ns
^t PLZA	Propagation Delay from a Logical "0" to 3-State from CD to A Port	B_0 to $B_7 = 0.4V$, $T/\overline{R} = 0.4V$ (Figure 3) $S_3 = 1$, $R_5 = 1k$, $C_4 = 15pF$	11	15	ns
^t PHZA	Propagation Delay from a Logical "1" to 3-State from CD to A Port	B_0 to $B_7 = 2.4V$, $T/\overline{R} = 0.4V$ (Figure 3) $S_3 = 0$, $R_5 = 1k$, $C_4 = 15pF$	8	15	ns
^t PZLA	Propagation Delay from 3-State to a Logical "0" from CD to A Port	B ₀ to B ₇ = 0.4V, T/ \overline{R} = 0.4V (Figure 3) S ₃ = 1, R ₅ = 1k, C ₄ = 30pF	27	35	ns
^t PZHA	Propagation Delay from 3-State to a Logical "1" from CD to A Port	B ₀ to B ₇ = 2.4V, T/\overline{R} = 0.4V (Figure 3) S ₃ = 0, R ₅ = 5k, C ₄ = 30pF	19	25	ns
	B PORT DATA/	MODE SPECIFICATIONS	L		L
^t PDHLB	Propagation Delay to a Logical "0" from A Port to B Port	CD = 0.4V, T/ \overline{R} = 2.4V (Figure 1) R ₁ = 100 Ω , R ₂ = 1k, C ₁ = 300pF	18	23	ns
		$R_1 = 667\Omega$, $R_2 = 5k$, $C_1 = 45pF$	11	18	
^t PDLHB	Propagation Delay to a Logical "1" from A Port to B Port	$\label{eq:cd} \begin{array}{l} \text{CD} = 0.4\text{V}, \ \text{T}/\overline{\text{R}} = 2.4\text{V} \ \text{(Figure 1)} \\ \hline \text{R}_1 = 100\Omega, \ \text{R}_2 = 1\text{k}, \ \text{C}_1 = 300\text{pF} \end{array}$	16	23	ns
		$R_1 = 667\Omega, R_2 = 5k, C_1 = 45pF$	11	18	ns
^t PLZB	Propagation Delay from a Logical "0" to 3-State from CD to B Port	A ₀ to A ₇ = 0.4V, T/\overline{R} = 2.4V (Figure 3) S ₃ = 1, R ₅ = 1k, C ₄ = 15pF	13	18	ns
^t РНZВ	Propagation Delay from a Logical "1" to 3-State from CD to B Port	A ₀ to A ₇ = 2.4V, T/\overline{R} = 2.4V (Figure 3) S ₃ = 0, R ₅ = 1k, C ₄ = 15pF	8	15	ns
^t PZLB	Propagation Delay from 3-State to a Logical "0" from CD to B Port	$\begin{array}{l} A_0 \text{ to } A_7 = 0.4 \text{V}, \ \text{T/R} = 2.4 \text{V} \ \text{(Figure 3)} \\ \hline S_3 = 1, \ \text{R}_5 = 100 \Omega, \ \text{C}_4 = 300 \text{pF} \end{array}$	32	40	ns
		$S_3 = 1, R_5 = 667\Omega, C_4 = 45pF$	16	22	ns
^t PZHB	Propagation Delay from 3-State to a Logical "1" from CD to B Port		26	35	ns
		$S_3 = 0, R_5 = 5k, C_4 = 45pF$	14	22	ns
	TRANSMIT RECEIV	E MODE SPECIFICATIONS			
^t TRL	Propagation Delay from Transmit Mode to Receive a Logical "0", T/\overline{R} to A Port	$\begin{array}{l} \text{CD} = 0.4 \text{V} \; (\text{Figure 2}) \\ \text{S}_1 = 0, \; \text{R}_4 = 100 \Omega, \; \text{C}_3 = 5 \text{pF} \\ \text{S}_2 = 1, \; \text{R}_3 = 1 \text{k}, \; \text{C}_2 = 30 \text{pF} \end{array}$	30	40	ns
^t TRH	Propagation Delay from Transmit Mode to Receive a Logical "1", T/R to A Port	$\begin{array}{l} CD = 0.4V \mbox{ (Figure 2)} \\ S_1 = 1, \mbox{ R}_4 = 100\Omega, \mbox{ C}_3 = 5pF \\ S_2 = 0, \mbox{ R}_3 = 5k, \mbox{ C}_2 = 30pF \end{array}$	28	40	ns
tern.	Propagation Delay from Receive Mode to Transmit a Logical "0", T/R to B Port	$\begin{array}{l} \text{CD} = 0.4 \text{V} \mbox{ (Figure 2)} \\ \text{S}_1 = 1, \mbox{ R}_4 = 100 \Omega, \mbox{ C}_3 = 300 \mbox{pF} \\ \text{S}_2 = 0, \mbox{ R}_3 = 300 \Omega, \mbox{ C}_2 = 5 \mbox{pF} \end{array}$	31	40	ns
	Propagation Delay from Receive Mode to Transmit a Logical "1", T/R to B Port	CD = 0.4V (Figure 2) S ₁ = 0, R ₄ = 1k, C ₃ = 300pF S ₂ = 1, R ₃ = 300Ω, C ₂ = 5pF	28	40	ns

Notes: 1. All typical values given are for $V_{CC} = 5.0V$ and $T_A = 25^{\circ}C$. 2. Only one output at a time should be shorted.

DEFINITION OF FUNCTIONAL TERMS

- Ag-A7 A port inputs/outputs are receiver output drivers when T/\overline{R} is LOW and are transmit inputs when T/\overline{R} is HIGH.
- $\begin{array}{l} \textbf{B_{0}-B_{7}}\\ \text{is HIGH and receiver inputs when } T/\overline{R} \\ \text{is LOW.} \end{array}$
- CD Chip Disable forces all output drivers into 3-state when HIGH (same function as active LOW chip select, CS).

T/R Transmit/Receive direction control determines whether A port or B port drivers are in 3-state. With T/R HIGH A port is the input and B port is the output. With T/R LOW A port is the output and B port is the input.



Am73/8303/8304B

