

32K-Word By 8 Bit

CS18LV02565

Revision History

<u>Rev. No.</u> 2.0 History Initial issue with new naming rule Issue Date Dec.29,2004 **Remark**



32K-Word By 8 Bit

CS18LV02565

■ GENERAL DESCRIPTION

The CS18LV02565 is a high performance, high speed and super low power CMOS Static Random Access Memory organized as 32,768 words by 8bits and operates for a single 4.5 to 5.5V supply voltage. Advanced CMOS technology and circuit techniques provide both high speed, super low power features and maximum access time of 55/70ns in 5.0V operation. Easy memory expansion is provided by an active LOW chip enable (/CE) and active LOW output enable (/OE).

The CS18LV02565 has an automatic power down feature, reducing the power consumption significantly when chip is deselected. The CS18LV02565 is available in JEDEC standard 28-pin TSOP I (8x13.4 mm), SOP (330 mil) and PDIP (600 mil) packages.

■ FEATURES

- ➢ Wide operation voltage : 4.5 ∼ 5.5V
- Ultra low power consumption : 2mA@1MHz (Max.), Vcc=5.0V.

1.0 uA (Typ.) CMOS standby current

- High speed access time : 55/70ns.
- > Automatic power down when chip is deselected.
- > Three state outputs and TTL compatible.
- Data retention supply voltage as low as 1.5V.
- > Easy expansion with /CE and /OE options.

PRODUCT FAMILY

| Product Family | Operating Temp. | Vcc Range | Speed (ns) | Standby Current(Typ.) I _{CCSB1} | Package Type |
|----------------|-----------------|-----------|------------|---|--------------|
| | | 4.5~5.5V | | | 28 SOP |
| | 0~70°C | | 55/70 | 1.0 uA | 28 TSOP I |
| | 0-70 0 | | | (Vcc = 5.0V) | 28 PDIP |
| CS18LV02565 | | | | | Dice |
| 03102002000 | -40~85°C | | 55/70 | | 28 SOP |
| | | | | 1.5 uA | 28 TSOP I |
| | | | | (Vcc= 5.0V) | 28 PDIP |
| | | | | | Dice |



32K-Word By 8 Bit

CS18LV02565

PIN CONFIGURATIONS



FUNCTIONAL BLOCK DIAGRAM





32K-Word By 8 Bit

CS18LV02565

■ PIN DESCRIPTIONS

| Name | Туре | Function |
|----------------|-------|---|
| A0 – A14 Input | | Address inputs for selecting one of the 32,768 x 8 bit words in the RAM |
| | | /CE is active LOW. Chip enable must be active when data read from or write |
| /CE | Input | to the device. If chip enable is not active, the device is deselected and in a |
| /CE | mput | standby power mode. The DQ pins will be in high impedance state when the |
| | | device is deselected. |
| | | The Write enable input is active LOW. It controls read and write operations. |
| /WE | Input | With the chip selected, when /WE is HIGH and /OE is LOW, output data will |
| | | be present on the DQ pins, when /WE is LOW, the data present on the DQ |
| | | pins will be written into the selected memory location. |
| | | The output enable input is active LOW. If the output enable is active while the |
| /OE | Input | chip is selected and the write enable is inactive, data will be present on the |
| /UE | Input | DQ pins and they will be enabled. The DQ pins will be in the high impedance |
| | | state when /OE is inactive. |
| | I/O | These 8 bi-directional ports are used to read data from or write data into the |
| DQ0~DQ7 | 1/0 | RAM. |
| Vcc | Power | Power Supply |
| Gnd | Power | Ground |

■ TRUTH TABLE

| Mode | /CE | /WE | /OE | DQ0~7 | Vcc Current |
|-----------------|-----|-----|-----|------------------|--|
| Standby | Н | Х | Х | High Z | I _{CCSB} , I _{CCSB1} |
| Output Disabled | L | Н | Н | High Z | I _{CC} |
| Read | L | Н | L | D _{OUT} | I _{CC} |
| Write | L | L | Х | D _{IN} | I _{CC} |



32K-Word By 8 Bit

CS18LV02565

■ ABSOLUTE MAXIMUM RATINGS⁽¹⁾

| Symbol | Parameter | Rating | Unit |
|-------------------|--------------------------------------|-----------------|------|
| V _{TERM} | Terminal Voltage with Respect to GND | -0.5 to Vcc+0.5 | V |
| T _{BIAS} | Temperature Under Bias | -40 to +125 | °C |
| T _{STG} | Storage Temperature | -60 to +150 | °C |
| Ρ _τ | Power Dissipation | 1.0 | W |
| Ι _{ουτ} | DC Output Current | 20 | mA |

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

| Range | Ambient Temperature | Vcc | | |
|------------|---------------------|----------|--|--|
| Commercial | 0~70°C | 4.5~5.5V | | |
| Industrial | -40~85°C | 4.5~5.5V | | |

■ CAPACITANCE⁽¹⁾(TA=25°C,f=1.0MHz)

| Symbol | bol Parameter Conduction | | MAX. | Unit |
|-----------------|--------------------------|--------------------|------|------|
| C _{IN} | Input Capacitance | Capacitance VIN=0V | | pF |
| C _{DQ} | Input/Output Capacitance | VI/O=0V | 8 | pF |

1. This parameter is guaranteed, and not 100% tested.



32K-Word By 8 Bit

CS18LV02565

| DC E | DC ELECTRICAL CHARACTERISTICS (TA = 0° ~70°C, VC | | | | | |
|--------------------|--|--|------|--------------------|---------|------|
| Name | Parameter | Test Condition | MIN | TYP ⁽¹⁾ | MAX | Unit |
| VIL | Guaranteed Input Low Voltage ⁽²⁾ | Vcc=5.0V | -0.5 | | 1.5 | v |
| V _{IH} | Guaranteed Input High Voltage ⁽²⁾ | Vcc=5.0V | 2.5 | | Vcc+0.2 | v |
| ١ _{١L} | Input Leakage Current | V_{CC} =MAX, V_{IN} =0 to V_{CC} | -1 | | 1 | uA |
| I _{OL} | Output Leakage Current | V _{CC} =MAX, /CE=V _{IN} , or /OE=V _{IN} , V _{IO} =0V to V _{CC} | -1 | | 1 | uA |
| V _{OL} | Output Low Voltage | V _{CC} =MAX, I _{OL} = 1mA | | | 0.4 | v |
| V _{OH} | Output High Voltage | V _{CC} =MIN, I _{OH} = -1mA | 2.2 | | | V |
| I _{CC} | Operating Power Supply Current | /CE=V _{IL} , I _{DQ} =0mA, F=F _{MAX} =1/ t _{RC} | | | 20 | mA |
| I _{CCSB} | TTL Standby Supply | /CE=V _{IH} , I _{DQ} =0mA, | | | 1 | mA |
| I _{CCSB1} | CMOS Standby Current | /CE≥V _{CC} -0.2V, V _{IN} ≥ V _{CC} -0.2V or V _{IN} ≤0.2V, | | 1.0 | 4 | uA |

1. Typical characteristics are at TA = 25° C.

2. These are absolute values with respect to device ground and all overshoots due to system or tester notice are included.

■ DATA RETENTION CHARACTERISTICS (TA = 0° ~70°C, Vcc = 5.0V)

| Name | Parameter | Test Condition | MIN | TYP ⁽¹⁾ | MAX | Unit |
|-----------------|------------------------------------|--|---------------------|--------------------|-----|------|
| V | V _{CC} for Data Retention | /CE \geq V _{CC} -0.2V, V _{IN} \geq | 1 5 | | | V |
| V _{DR} | | V_{CC} -0.2V or $V_{IN} \leq 0.2V$ | 1.5 | | | v |
| | Data Retention Current | /CE \geq V _{CC} -0.2V, V _{IN} \geq | | 0.5 | 0 | |
| ICCDR | | $V_{CC}\text{-}0.2V$ or $V_{IN}{\leq}0.2V$ | | 0.5 | 3 | uA |
| т | Chip Deselect to Data | Refer to | 0 | | | 20 |
| T_{CDR} | Retention Time | Retention Waveform | 0 | | | ns |
| t _R | Operation Recovery Time | | t _{RC} (2) | | | ns |

1. TA = 25°C.

2. t_{RC=}.Read Cycle Time.



32K-Word By 8 Bit

CS18LV02565

■ LOW Vcc DATA RETENTION WAVEFORM (/CE Controlled)



AC TEST CONDITIONS

| Input Pulse Levels | Vcc/0V |
|--|--------|
| Input Rise and Fall Times | 5ns |
| Input and Output Timing Reference Level | 0.5Vcc |
| | |

KEY TO SWITCHING WAVEFORMS

| WAVEFORMS | INPUTS | OUTPUTS |
|-----------|---------------------------------------|--|
| | MUST BE STEADY | MUST BE STEADY |
| | MAY CHANGE FROM H TO L | WILL BE CHANGE FROM H TO L |
| | MAY CHANGE FROM L TO H | WILL BE CHANGE FROM L TO H |
| | DON'T CARE ANY CHANGE PERMITTED | CHANGE STATE UNKNOWN |
| | DOES NOT APPLY | CENTER LINE IS HIGH IMPEDANCE OFF STATE |

■ AC TEST LOADS AND WAVEFORMS



Chiplus reserves the right to change product or specification without notice.



32K-Word By 8 Bit

CS18LV02565

Rev. 2.0

■ AC ELECTRICAL CHARACTERISTICS (TA = 0° ~70°C, Vcc = 5.0V) < READ CYCLE >

| JEDEC | Symbol | Description | -5 | 55 | -7 | ' 0 | Unit |
|-------------------|------------------|---------------------------------------|-----|-----|-----|------------|------|
| Name | Symbol | Description | MIN | MAX | MIN | MAX | Unit |
| t _{AVAX} | t _{RC} | Read Cycle Time | 55 | | 70 | | ns |
| t _{AVQV} | t _{AA} | Address Access Time | | 55 | | 70 | ns |
| t _{ELQV} | t _{ACE} | Chip Select Access Time | | 55 | | 70 | ns |
| t _{GLQV} | t _{OE} | Output Enable to Output Valid | | 30 | | 50 | ns |
| t _{ELQX} | t _{c∟z} | Chip Select to Output Low Z | 10 | | 10 | | ns |
| t _{GLQX} | t _{oLZ} | Output Enable to Output in Low Z | 5 | | 5 | | ns |
| t _{ehqz} | t _{снz} | Chip Deselect to Output in High Z | 0 | 35 | 0 | 35 | ns |
| t _{GHQZ} | t _{онz} | Output Disable to Output in High Z | 0 | 30 | 0 | 30 | ns |
| t _{AXOX} | t _{он} | Address Change to Out Disable | 10 | | 10 | | ns |

■ SWITCHING WAVEFORMS (READ CYCLE)

READ CYCLE1 (1,2,4)





CS18LV02565

READ CYCLE2 (1,3,4)



READ CYCLE3 (1,4)



NOTES:

- 1. /WE is high in read Cycle.
- 2. Device is continuously selected when /CE = V_{IL} .
- 3. Address valid prior to or coincident with CE transition low.
- 4. /OE = VIL.
- 5. Test conditions assume signal transition times of 5ns or less, timing reference levels of 0.5VCC, input pulse levels of 0V to VCC and output loading specified in Figure 1A.
- 6. Transition is measured \pm 500mV from steady state with C_L = 5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.



32K-Word By 8 Bit

CS18LV02565

■ AC ELECTRICAL CHARACTERISTICS (TA = 0° ~70°C, Vcc = 5.0V) < WRITE CYCLE >

| JEDEC | Symbol | Description | -5 | 55 | -7 | 70 | Unit |
|--------------------|------------------|-------------------------------|-----|-----|-----|-----|------|
| Name | Symbol | Description | MIN | MAX | MIN | MAX | Unit |
| t _{AVAX} | t _{wc} | Write Cycle Time | 55 | | 70 | | ns |
| t _{e1LWH} | t _{cw} | Chip Select to End of Write | 55 | | 70 | | ns |
| t _{AVWL} | t _{AS} | Address Setup Time | 0 | | 0 | | ns |
| t _{avwh} | t _{AW} | Address Valid to End of Write | 55 | | 70 | | ns |
| t _{wLWH} | t _{wP} | Write Pulse Width | 40 | | 50 | | ns |
| t _{whax} | t _{wR} | Write Recovery Time | 0 | | 0 | | ns |
| t _{wLQZ} | t _{wHZ} | Write to Output in High Z | | 25 | | 35 | ns |
| t _{DVWH} | t _{DW} | Data to Write Time Overlap | 20 | | 30 | | ns |
| t _{wHDX} | t _{DH} | Data Hold for Write End | 0 | | 0 | | ns |
| t _{GHQZ} | t _{онz} | Output Disable to Output in | 0 | 30 | 0 | 30 | ns |
| | | High Z | | | | | |
| t _{whox} | t _{ow} | End of Write to Output Active | 5 | | 5 | | ns |



CS18LV02565

SWITCHING WAVEFORMS (WRITE CYCLE)

WRITE CYCLE1 (Write Enable Controlled)



WRITE CYCLE2 (Chip Enable Controlled)



Chiplus reserves the right to change product or specification without notice.



CS18LV02565

NOTES:

- 1. /WE must be high during address transitions.
- 2. The internal write time of the memory is defined by the overlap of /CE and /WE low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- 3. T_{WR} is measured from the earlier of /CE or /WE going high at the end of write cycle.
- 4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the /CE low transition occurs simultaneously with the /WE low transitions or after the /WE transition, output remain in a high impedance state.
- 6. /OE is continuously low (/OE = V_{IL}). D_{OUT} is the same phase of write data of this write cycle.
- 7. D_{OUT} is the read data of next address.
- 8. If /CE is low during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 9. Test conditions assume signal transition times of 5ns or less, timing reference levels of 0.5VCC, input pulse levels of 0V to VCC and output loading specified in Figure 1A.
- 10. Transition is measured \pm 500mV from steady state with C_L = 5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.
- 11. T_{CW} is measured from the later of /CE going low to the end of write.

ORDER INFORMATION



12



CS18LV02565

PACKAGE DIMENSIONS

- 28 pin SOP (330 mil) :



| UNIT | MBOL | А | Al | A2 | b | b1 | с | c1 | D | Е | E1 | e | L | Ll | у | Θ |
|------|------|-------|-------|-------|-------|-------|-------|-------|--------|-------|--------|-------|--------|--------|-------|-----|
| mm | Min. | 2.540 | 0.102 | 2.362 | 0.35 | 0.35 | 0.20 | 0.20 | 17.983 | 8.280 | 11.506 | 1.118 | 0.700 | 1.520 | - | 0° |
| | Nom. | 2.692 | 0.226 | 2.489 | - | - | - | - | 18.110 | 8.407 | 11.811 | 1.270 | 0.964 | 1.720 | - | - |
| | Max. | 2.844 | 0.350 | 2.616 | 0.50 | 0.45 | 0.32 | 0.28 | 18.237 | 8.534 | 12.116 | 1.422 | 1.228 | 1.920 | 0.1 | 10° |
| inch | Min. | 0.100 | 0.004 | 0.093 | 0.014 | 0.014 | 0.008 | 0.008 | 0.708 | 0.326 | 0.453 | 0.044 | 0.0276 | 0.0598 | - | 0° |
| | Nom. | 0.106 | 0.009 | 0.098 | - | - | - | - | 0.713 | 0.331 | 0.465 | 0.050 | 0.0380 | 0.0677 | - | - |
| | Max. | 0.112 | 0.014 | 0.103 | 0.020 | 0.018 | 0.012 | 0.011 | 0.718 | 0.336 | 0.477 | 0.056 | 0.0484 | 0.0756 | 0.004 | 10° |

- 28 pin TSOP I (8x13.4 mm) :



13



CS18LV02565

- 28 pin PDIP (600mil):



| SY | MBOL | | | _ | | | _ | _ | | | - | | - | | |
|------|------|-------|-------|-------|-------|-------|--------|--------|--------|----------------|--------|-------|-------|-------|----|
| UNIT | | A1 | A2 | В | B1 | с | D | E | E1 | e | eB | L | S | Q1 | Θ |
| mm | Min. | 0.254 | 3.683 | 0.330 | 1.270 | 0.152 | 36.957 | 14.986 | 13.716 | 2.540 (TYP) | 15.748 | 3.048 | 1.778 | 1.651 | 3° |
| | Nom. | - | 3.810 | 0.457 | 1.524 | 0.254 | 37.084 | 15.240 | 13.818 | | 16.256 | 3.302 | 2.032 | 1.778 | 6° |
| | Max. | - | 3.937 | 0.584 | 1.778 | 0.356 | 37.211 | 15.494 | 13.920 | | 16.764 | 3.556 | 2.286 | 1.905 | 9° |
| inch | Min. | 0.010 | 0.145 | 0.013 | 0.050 | 0.006 | 1.455 | 0.590 | 0.540 | 0.100 (TYP) | 0.620 | 0.120 | 0.070 | 0.065 | 3° |
| | Nom. | - | 0.150 | 0.018 | 0.060 | 0.010 | 1.460 | 0.600 | 0.544 | | 0.640 | 0.130 | 0.080 | 0.070 | 6° |
| | Max. | - | 0.155 | 0.023 | 0.070 | 0.014 | 1.465 | 0.610 | 0.548 | | 0.660 | 0.140 | 0.090 | 0.075 | 9° |