

CET

CEP80N75/CEB80N75 □




CEF80N75

N-Channel Enhancement Mode Field Effect Transistor

FEATURES

Type	V_{DSS}	$R_{DS(ON)}$	I_D	@ V_{GS}
CEP80N75	75V	13mΩ	80A	10V
CEB80N75	75V	13mΩ	80A	10V
CEF80N75	75V	13mΩ	80A ^e	10V

- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handing capability.
- Lead free product is acquired.
- TO-220 & TO-263 & TO-220F full-pak for through hole.



ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Limit		Units
		TO-220/263	TO-220F	
Drain-Source Voltage	V_{DS}	75		V
Gate-Source Voltage	V_{GS}		±20	V
Drain Current-Continuous	I_D	80	80 ^e	A
Drain Current-Pulsed ^a	I_{DM} ^f	320	320 ^e	A
Maximum Power Dissipation @ $T_C = 25^\circ\text{C}$ - Derate above 25°C	P_D	200 1.3	75 0.5	W W/°C
Single Pulsed Avalanche Energy ^d	E_{AS}	880	880	mJ
Single Pulsed Avalanche Current ^d	I_{AS}	45	45	A
Operating and Store Temperature Range	T_J, T_{stg}	-55 to 175		°C

Thermal Characteristics

Parameter	Symbol	Limit		Units
Thermal Resistance, Junction-to-Case	R_{JC}	0.75	2	°C/W
Thermal Resistance, Junction-to-Ambient	R_{JA}	62.5	65	°C/W

Details are subject to change without notice .

Rev 2. 2007.Feb
<http://www.cetsemi.com>



CEP80N75/CEB80N75 □

CEF80N75

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	75			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 60\text{V}, V_{\text{GS}} = 0\text{V}$			1	μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$			-100	nA
On Characteristics^b						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2		4	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 40\text{A}$		10	13	$\text{m}\Omega$
Dynamic Characteristics^c						
Forward Transconductance	g_{FS}	$V_{\text{DS}} = 15\text{V}, I_D = 40\text{A}$		45		S
Input Capacitance	C_{iss}	$V_{\text{DS}} = 25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		3550		pF
Output Capacitance	C_{oss}			580		pF
Reverse Transfer Capacitance	C_{rss}			40		pF
Switching Characteristics^c						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 37.5\text{V}, I_D = 45\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 4.7\Omega$		24	48	ns
Turn-On Rise Time	t_r			5	10	ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			61	122	ns
Turn-Off Fall Time	t_f			18	36	ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 60\text{V}, I_D = 75\text{A}, V_{\text{GS}} = 10\text{V}$		79.3	105.5	nC
Gate-Source Charge	Q_{gs}			20.6		nC
Gate-Drain Charge	Q_{gd}			25.9		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current	I_S ^g				75	A
Drain-Source Diode Forward Voltage ^b	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = 75\text{A}$			1.5	V
Notes :						
a.Repetitive Rating : Pulse width limited by maximum junction temperature .						
b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.						
c.Guaranteed by design, not subject to production testing.						
d. $L = 0.87\text{mH}, I_{\text{AS}} = 45\text{A}, V_{\text{DD}} = 38\text{V}, R_G = 25\Omega$. Starting $T_J = 25^\circ\text{C}$.						
e.Limited only by maximum temperature allowed .						
f.Pulse width limited by safe operating area .						
g.Full package $I_{\text{S}(\text{max})} = 51\text{A}$.						

CEP

CEP80N75/CEB80N75 CEF80N75




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current

CEP

CEP80N75/CEB80N75 CEF80N75




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve