## TEXAS INSTRUMENTS

Data sheet acquired from Harris Semiconductor SCHS147A

October 1997 - Revised February 1999

# CD74HC138, CD74HCT138, CD74HC238, CD74HCT238

High Speed CMOS Logic 3-to-8 Line Decoder/ Demultiplexer Inverting and Non-Inverting

### Features

- Select One Of Eight Data Outputs Active Low for 138, Active High for 238
- I/O Port or Memory Selector
- Three Enable Inputs to Simplify Cascading
- Typical Propagation Delay of 13ns at V<sub>CC</sub> = 5V, C<sub>L</sub> = 15pF, T<sub>A</sub> =  $25^{\circ}$ C
- Fanout (Over Temperature Range)
  - Standard Outputs..... 10 LSTTL Loads
  - Bus Driver Outputs ..... 15 LSTTL Loads
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
  - 2V to 6V Operation
  - High Noise Immunity: N<sub>IL</sub> = 30%, N<sub>IH</sub> = 30% of V<sub>CC</sub> at V<sub>CC</sub> = 5V
- HCT Types
  - 4.5V to 5.5V Operation
  - Direct LSTTL Input Logic Compatibility, V<sub>IL</sub>= 0.8V (Max), V<sub>IH</sub> = 2V (Min)
  - CMOS Input Compatibility,  $\textbf{I}_{I} \leq 1 \mu \textbf{A}$  at  $\textbf{V}_{\textbf{OL}},\,\textbf{V}_{\textbf{OH}}$

## Pinout



Signal names in parentheses are for 'HC238 and 'HCT238.

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

Copyright © 1999, Texas Instruments Incorporated

## Description

The Harris CD74HC138, CD74HC238 and CD74HCT138, CD74HCT238 are high speed silicon gate CMOS decoders well suited to memory address decoding or data routing applications. Both circuits feature low power consumption usually associated with CMOS circuitry, yet have speeds comparable to low power Schottky TTL logic. Both circuits have three binary select inputs (A0, A1 and A2). If the device is enabled, these inputs determine which one of the eight normally high outputs of the HC/HCT138 series will go low or which of the normally low outputs of the HC/HCT238 series will go high.

Two active low and one active high enables ( $\overline{E1}$ ,  $\overline{E2}$ , and E3) are provided to ease the cascading of decoders. The decoder's 8 outputs can drive 10 low power Schottky TTL equivalent loads.

## **Ordering Information**

PART NUMBER	TEMP. RANGE ( <sup>o</sup> C)	PACKAGE	PKG. NO.
CD74HC138E	-55 to 125	16 Ld PDIP	E16.3

## Functional Diagram

## **Ordering Information**

PART NUMBER	TEMP. RANGE ( <sup>o</sup> C)	PACKAGE	PKG. NO.
CD74HCT138E	-55 to 125	16 Ld PDIP	E16.3
CD74HC238E	-55 to 125	16 Ld PDIP	E16.3
CD74HCT238E	-55 to 125	16 Ld PDIP	E16.3
CD74HC138M	-55 to 125	16 Ld SOIC	M16.15
CD74HCT138M	-55 to 125	16 Ld SOIC	M16.15
CD74HC238M	-55 to 125	16 Ld SOIC	M16.15
CD74HCT238M	-55 to 125	16 Ld SOIC	M16.15
CD74HC138SM	-55 to 125	16 Ld SSOP	M16.209

NOTES:

- 1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.
- 2. Wafer and die for this part number is available which meets all electrical specifications. Please contact your local sales office or Harris customer service for ordering information.

		ŀ	IC/HCT H 238	C/HCT 138
A0	-	15	- Y0	YO
A1	-	14	- Y1	<u>Y1</u>
A23	4	13	- Y2	<u>Y2</u>
		12	- Y3	Y3
E1	-	11	- Y4	Y4
E25		10	- Y5	Y5
E36		9	- Y6	Y6
		7	- Y7	Y7

#### TRUTH TABLE CD74HC138, CD74HCT138

		INP	UTS										
	ENABLE			ADDRESS	3	OUTPUTS							
E3	E2	E1	A2	A1	ĀŌ	YO	<u>Y1</u>	<u>Y2</u>	<u>¥3</u>	<u>¥4</u>	Y5	<u>Y6</u>	¥7
Х	Х	Н	Х	Х	Х	Н	н	н	Н	Н	н	Н	Н
L	Х	Х	Х	Х	Х	Н	н	н	Н	н	н	Н	Н
Х	н	Х	Х	Х	Х	Н	н	н	Н	н	н	Н	Н
н	L	L	L	L	L	L	н	н	Н	Н	н	Н	Н
н	L	L	L	L	Н	Н	L	н	Н	н	н	Н	Н
н	L	L	L	Н	L	Н	н	L	Н	н	н	Н	Н
н	L	L	L	Н	Н	Н	н	н	L	н	н	Н	Н
	-						-	-	-		-	-	-

## CD74HC138, CD74HCT138, CD74HC238, CD74HCT238

	INPUTS												
	ENABLE			ADDRESS	3	1			OUTI	PUTS			
E3	E2	E1	A2	A1	ĀŪ	YO	Y1	¥2	<b>Y3</b>	<u>¥4</u>	¥5	<u>Y6</u>	¥7
н	L	L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н
н	L	L	Н	L	Н	Н	н	Н	Н	Н	L	Н	н
н	L	L	Н	Н	L	Н	н	Н	Н	Н	Н	L	Н
н	L	L	Н	Н	Н	Н	н	Н	Н	Н	Н	Н	L

#### TRUTH TABLE CD74HC138, CD74HCT138

NOTE: H = High Voltage Level, L = Low Voltage Level, X = Don't Care

#### TRUTH TABLE CD74HC238, CD74HCT238

		INP	UTS										
	ENABLE			ADDRESS	6	OUTPUTS							
E3	E2	E1	A2	A1	ĀŪ	YO	<u>Y1</u>	Y2	<b>Y3</b>	<u>¥4</u>	¥5	<u>Y6</u>	¥7
Х	Х	Н	Х	Х	Х	L	L	L	L	L	L	L	L
L	Х	Х	Х	Х	Х	L	L	L	L	L	L	L	L
Х	Н	Х	Х	Х	Х	L	L	L	L	L	L	L	L
н	L	L	L	L	L	Н	L	L	L	L	L	L	L
н	L	L	L	L	Н	L	н	L	L	L	L	L	L
Н	L	L	L	Н	L	L	L	н	L	L	L	L	L
н	L	L	L	Н	Н	L	L	L	Н	L	L	L	L
н	L	L	Н	L	L	L	L	L	L	Н	L	L	L
н	L	L	Н	L	Н	L	L	L	L	L	н	L	L
н	L	L	Н	Н	L	L	L	L	L	L	L	Н	L
н	L	L	н	н	Н	L	L	L	L	L	L	L	Н

NOTE: H = High Voltage Level, L = Low Voltage Level, X = Don't Care

#### **Absolute Maximum Ratings**

DC Supply Voltage, V <sub>CC</sub> 0.5V to 7V
DC Input Diode Current, I <sub>IK</sub>
For V <sub>I</sub> < -0.5V or V <sub>I</sub> > V <sub>CC</sub> + 0.5V±20mA
DC Output Diode Current, I <sub>OK</sub>
For $V_0 < -0.5V$ or $V_0 > V_{CC} + 0.5V$
DC Output Source or Sink Current per Output Pin, IO
For $V_0 > -0.5V$ or $V_0 < V_{CC} + 0.5V$
DC V <sub>CC</sub> or Ground Current, I <sub>CC or</sub> I <sub>GND</sub> ±50mA
Operating Conditions

operating conditions
Temperature Range (T <sub>A</sub> )
Supply Voltage Range, V <sub>CC</sub>
HC Types
HCT Types4.5V to 5.5V
DC Input or Output Voltage, V <sub>I</sub> , V <sub>O</sub> 0V to V <sub>CC</sub>
Input Rise and Fall Time
2V
4.5V 500ns (Max)
6V

#### **Thermal Information**

Thermal Resistance (Typical, Note 3)	θ <sub>JA</sub> ( <sup>o</sup> C/W)
PDIP Package	90
SOIC Package	115
SSOP Package	155
Maximum Junction Temperature	
Maximum Storage Temperature Range6	65 <sup>0</sup> C to 150 <sup>0</sup> C
Maximum Lead Temperature (Soldering 10s)	
(SOIC - Lead Tips Only)	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

3.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.

#### **DC Electrical Specifications**

		TE: CONDI		v <sub>cc</sub>		25 <sup>0</sup> C		-40 <sup>0</sup> C T	O 85°C	-55 <sup>0</sup> С Т	O 125 <sup>0</sup> C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
HC TYPES					_		_	-				
High Level Input	VIH	-	-	2	1.5	-	-	1.5	-	1.5	-	V
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V
				6	4.2	-	-	4.2	-	4.2	-	V
Low Level Input	VIL	-	-	2	-	-	0.5	-	0.5	-	0.5	V
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V
				6	-	-	1.8	-	1.8	-	1.8	V
High Level Output	VOH	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	2	1.9	-	-	1.9	-	1.9	-	V
Voltage CMOS Loads			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
emee Louds			-0.02	6	5.9	-	-	5.9	-	5.9	-	V
High Level Output	1		-	-	-	-	-	-	-	-	-	V
Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
			-5.2	6	5.48	-	-	5.34	-	5.2	-	V
Low Level Output	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	2	-	-	0.1	-	0.1	-	0.1	V
Voltage CMOS Loads			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
CINCO LOADS			0.02	6	-	-	0.1	-	0.1	-	0.1	V
Low Level Output	1		-	-	-	-	-	-	-	-	-	V
Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
			5.2	6	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	lı	V <sub>CC</sub> or GND	-	6	-	-	±0.1	-	±1	-	±1	μA
Quiescent Device Current	ICC	V <sub>CC</sub> or GND	0	6	-	-	8	-	80	-	160	μA

## CD74HC138, CD74HCT138, CD74HC238, CD74HCT238

#### DC Electrical Specifications (Continued)

		TE: CONDI	_	V <sub>CC</sub>	25°C			-40°C TO 85°C		-55°C TO 125°C		
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HCT TYPES	-	-									-	
High Level Input Voltage	VIH	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	V <sub>IL</sub>	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	lı	V <sub>CC</sub> and GND	0	5.5	-		±0.1	-	±1	-	±1	μA
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	5.5	-	-	8	-	80	-	160	μA
Additional Quiescent Device Current Per Input Pin: 1 Unit Load (Note 4)	ΔI <sub>CC</sub>	V <sub>CC</sub> -2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	μA

NOTE:

4. For dual-supply systems theoretical worst case (V<sub>I</sub> = 2.4V, V<sub>CC</sub> = 5.5V) specification is 1.8mA.

#### **HCT Input Loading Table**

INPUT	UNIT LOADS					
A0-A2	1.5					
$\overline{E1}, \overline{E2}$	1.25					
E3	1					

NOTE: Unit Load is  $\Delta I_{CC}$  limit specified in DC Electrical Table, e.g., 360µA max at 25°C.

#### Switching Specifications Input t<sub>r</sub>, t<sub>f</sub> = 6ns

	TEST		25 <sup>0</sup> C			-40 <sup>о</sup> С ТО 85 <sup>о</sup> С		-55°C TO 125°C		
SYMBOL	-	V <sub>CC</sub> (V)	MIN	ТҮР	MAX	MIN	MAX	MIN	MAX	UNITS
								_		
t <sub>PLH</sub> , t <sub>PHL</sub>	$C_L = 50 pF$	2	-	-	150	-	190	-	225	ns
		4.5	-	-	30	-	38	-	45	ns
	C <sub>L</sub> = 15pF	5	-	13	-	-	-	-	-	ns
	C <sub>L</sub> = 50pF	6	-	-	26	-	33	-	38	ns
		$t_{PLH}, t_{PHL}$ $C_L = 50 pF$ $C_L = 15 pF$	SYMBOLCONDITIONS $V_{CC}$ (V) $t_{PLH}, t_{PHL}$ $C_L = 50 pF$ 24.5 $C_L = 15 pF$ 5	SYMBOL         CONDITIONS         V <sub>CC</sub> (V)         MIN $t_{PLH}, t_{PHL}$ $C_L = 50pF$ 2         - $C_L = 15pF$ 5         -	TEST CONDITIONS         V <sub>CC</sub> (V)         MIN         TYP $t_{PLH, t_{PHL}}$ $C_L = 50pF$ 2         -         - $C_L = 15pF$ 5         -         13	TEST CONDITIONS         V <sub>CC</sub> (V)         MIN         TYP         MAX $t_{PLH, t_{PHL}}$ $C_L = 50pF$ 2         -         150 $t_{PLH, t_{PHL}}$ $C_L = 50pF$ 2         -         30 $C_L = 15pF$ 5         -         13         -	TEST CONDITIONS $V_{CC}(V)$ MIN         TYP         MAX         MIN $t_{PLH, t_{PHL}}$ $C_L = 50pF$ 2         -         150         - $t_{PLH, t_{PHL}}$ $C_L = 50pF$ 2         -         300         - $C_L = 15pF$ 5         -         13         -         -	TEST CONDITIONS $V_{CC}(V)$ MIN         TYP         MAX         MIN         MAX $t_{PLH, t_{PHL}}$ $C_L = 50pF$ 2         -         -         150         -         190 $t_{PLH, t_{PHL}}$ $C_L = 50pF$ 2         -         -         300         -         38 $C_L = 15pF$ 5         -         133         -         -         -	SYMBOL         TEST CONDITIONS $V_{CC}(V)$ MIN         TYP         MAX         MIN         MAX         MIN $t_{PLH, t_{PHL}}$ $C_L = 50pF$ 2         -         -         150         -         190         - $t_{PLH, t_{PHL}}$ $C_L = 50pF$ 2         -         -         300         -         388         - $C_L = 15pF$ 5         -         133         -         -         -         -	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

PARAMETER	SYMBOL	TEST CONDITIONS	V <sub>CC</sub> (V)	25 <sup>0</sup> C			-40 <sup>o</sup> C TO 85 <sup>o</sup> C		-55°C TO 125°C		
				MIN	ТҮР	MAX	MIN	MAX	MIN	MAX	
Enable to Output HC/HCT138	t <sub>PLH</sub> , t <sub>PHL</sub>	$C_L = 50 pF$	2	-	-	150	-	190	-	265	ns
			4.5	-	-	30	-	38	-	53	ns
			6	-	-	26	-	33	-	45	ns
Output Transition Time (Figure 1)	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	2	-	-	75	-	95	-	110	ns
			4.5	-	-	15	-	19	-	22	ns
			6	-	-	13	-	16	-	19	ns
Power Dissipation Capacitance, (Notes 5, 6)	C <sub>PD</sub>	C <sub>L</sub> = 15pF	5	-	67	-	-	-	-	-	pF
Input Capacitance	C <sub>IN</sub>	-	-	-	-	10	-	10	-	10	pF
HCT TYPES	I										
Propagation Delay	<sup>t</sup> PLH <sup>, t</sup> PHL										
Address to Output		C <sub>L</sub> = 50pF	4.5	-	-	35	-	44	-	53	ns
		C <sub>L</sub> = 15pF	5	-	14	-	-	-	-	-	ns
Enable to Output HC/HCT138	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	35	-	44	-	53	ns
Enable to Output HC/HCT238	<sup>t</sup> PLH, <sup>t</sup> PHL	C <sub>L</sub> = 15pF	4.5	-	-	40	-	50	-	60	ns
Output Transition Time (Figure 2)	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	15	-	19	-	22	ns
Power Dissipation Capacitance, (Notes 5, 6)	C <sub>PD</sub>	C <sub>L</sub> = 15pF	5	-	67	-	-	-	-	-	pF
Input Capacitance	CIN	-	-	-	-	10	-	10	-	10	pF

Switching Specifications Input tr, tf = 6ns (Continued)

NOTES:

5.  $C_{\mbox{PD}}$  is used to determine the dynamic power consumption, per gate.

6.  $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$  where:  $f_i =$  Input Frequency,  $C_L =$  Output Load Capacitance,  $V_{CC} =$  Supply Voltage.

## Test Circuits and Waveforms









#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated