

Vcc

AOUT

AIN

BOUT

BIN

COUT

CIN

V38

Data sheet acquired from Harris Semiconductor SCHS069D – Revised November 2004

16

15

10

9208-39308

**TERMINAL ASSIGNMENT** 

VDD

FOUT

SELECT

**EOUT** 

FIN

EIN

# CMOS Hex Voltage-Level Shifter for TTL-to-CMOS or CMOS-to-CMOS Operation

High-Voltage Types (20-Volt Rating)

#### Features:

- Independence of power-supply sequence considerations-V<sub>CC</sub> can exceed V<sub>DD</sub>; input signals can exceed both V<sub>CC</sub> and V<sub>DD</sub>
- Up and down level-shifting capability
- Shiftable input threshold for either CMOS or TTL compatibility
- Standardized symmetrical output characteristics
- 100% tested for quiescent current @ 20 V

CD4504B Types

- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25° C
- 5 V, 10 V, and 15 V parametric ratings
- Meets all requirements of JEDEC Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

CD4504B hex voltage level-shifter consists of six circuits which shift input signals from the  $V_{CC}$  logic level to the  $V_{DD}$  logic level. To shift TTL signals to CMOS logic levels, the SELECT input is at the  $V_{CC}$  HIGH logic state. When the SELECT input is at a LOW logic state, each circuit translates signals from one CMOS level to another.

The CD4504B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, and MT suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).




Fig. 1 - Functional diagram for CD4504B.

MAXIMUM RATINGS, Absolute-Maximum Values:	
DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to VSS Terminal)	0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	
DC INPUT CURRENT, ANY ONE INPUT	±10mA
POWER DISSIPATION PER PACKAGE (PD):	
For T <sub>A</sub> = -55°C to +100°C	500mW
For T <sub>A</sub> = +100°C to +125°C"	Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Type	s) 100mW
OPERATING-TEMPERATURE RANGE (TA)	55°C to +125°C
STORAGE TEMPERATURE RANGE (Tstg)	85°C to +150°C
O'O'NAGE TERM ENATORE NAME (1810)	
LEAD TEMPERATURE (DURING SOLDERING):	

# STATIC ELECTRICAL CHARACTERISTICS

			CONDI	TIONS			I IMITE A	TINDICA	TED TEN	DEDATIO	DEC (Oct	<del> ·                                    </del>	T
CHARACTERISTIC		Vo	VIN	VCC	V <sub>DD</sub>		LIMITSA	I INDICA	TED TEN	PERATU	+25		1
		(V)	(V)	(V)	(V)	-55	-40	+85	+125	MIN	TYP	MAX	UNITS
Quiescent De		_	0, 5	5	5	1.5	1.5	1.5	1.5	_	0.02	1.5	
in CMOS-C	Max and ICC	_	0,10	5	10	2	2	2	2	_	0.02	2	mA
000	MOO MOO		0, 15	5	15	4	4	120	120	_	0.02	4	μА
	- 11 No. 1	_	0,20	5	20	20	20	600	600	_	0.04	20	1
	evice Current,		0, 5	5	5	5	5	6	6	_	2.5	5	
ICC Max TT	L-CMOS Mode	-	0, 10	5	10	5	5	6	6		2.5	5	1 mA
		_	0,15	5	15	5	5	6	6	_	2.5	5	
Output Low (Sink)		0.4	0.5	_	5	0.64	0.61	0.42	0.36	0.51	1	_	
Current, IOL	Min	0.5	0,10	_	10	1.6	1.5	1.1	0.9	1.3	2.6	_	1
		1.5	0, 15	- L	15	4.2	4	2.8	2.4	3.4	6.8		1 .
Output High (Source)	•	4.6	0,5	_	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	_	l <sub>mA</sub>
Current, I <sub>OH</sub> Min		2.5	0,5	_	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	_	
		9.5	0, 10	_	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	<b> </b>	
		13.5	0, 15	_	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8		
Output Voltage:		<b> </b>	0,5		5	0.05				_	0	0.05	<del>                                     </del>
Low-Level,	V <sub>OL</sub> Max	_	0,10	_	10	0.05					0	0.05	1 1
		_	0,15	_	15	0.05					0	0.05	
Output Voltag	ge:	_	0,5	_	5	4.95			4.95	5	_	1	
High-Level,	V <sub>OH</sub> Min	_	0,10	_	10	9.95				9.95	10	_	
		_	0, 15		15				14.95	15	_		
Input Low	TTL-CMOS	1	_	5	10		0.	8			_	0.8	
Voltage, V <sub>IL</sub> Max	TTL-CMOS	1	_	5	15		0.	8		_		0.8	l v
Note 1	CMOS-CMOS	1	_	5	10	1.5				_		1.5	1
	CMOS-CMOS	1.5	_	5	15		1.	5		_		1,5	1
	CMOS-CMOS	1.5	_	10	15	3					-	3	İ
Input High Voltage, VIH Min Note 1	TTL-CMOS	9	_	5	10	2				2	_		
	TTL-CMOS	13.5	_	5	15	2			2	_		1	
	CMOS-CMOS	9		5	10		3.	5		3.5	_		1
	CMOS-CMOS	13.5	_	5	15		3.	<del></del>		3.5	_		1
	CMOS-CMOS	13.5	_	10	15		7			7	_	_	
Input Current, IN Max		_	0,18		18	±0.1	±0.1	±1	±1	· -	±10 <sup>-5</sup>	±0.1	μΑ

Note 1: Applies to the 6 input signals. For mode control (P13), only the CMOS-CMOS ratings apply.




Fig. 2 - Typical output low (sink) current characteristics.





Fig. 3 - Minimum output low (sink) current characteristics.

# CD4504B Types



DRAIN-TO-SOURCE VOLTAGE (VDS)—V

-15 -(0 -5 0)

AMBIENT TEMPERATURE (TA)=25°C

GATE-TO-SOURCE VOLTAGE (VGS)=-5 VI

-15 -(10 T)

-15 -(1

Fig. 4 - Typical output high (source) current characteristics.

Fig. 5 - Minimum output high (source) current characteristics.

## RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	VDD	LIM	UNITS	
OHANAO I ENISTIO	(V)	Min.	Max.	UNITS
Supply-Voltage Range (For T <sub>A</sub> = Full Package-Temperature Range)	_	5	18	V

## DYNAMIC ELECTRICAL CHARACTERISTICS, At TA = 25°C; Input tr,tf = 20 ns, CL = 50 pF, RL = 200 Ω

CHARACTERISTIC		SHIFTING MODE	VCC (V)	VDD (V)	LIMITS		UNITS
CHARACTERISTI		SHIFTING MODE	VCC (V)	ADD (A)	TYP.	MAX.	ONITS
		TTL to CMOS	5	10	140	280	
		V <sub>DD</sub> > V <sub>CC</sub>	5	15	140	280	
Propagation Delay:	Γ	CMOS to CMOS	5	10 15	120	240	1
High-to Low,	t <sub>PHL</sub>	$V_{DD} > V_{CC}$	5		120	240	
			10	15	70	140	
	Ţ	CMOS to CMOS	10	5	275	550	1
		$V_{CC} > V_{DD}$	15	5	275	550	
			15	10	70	140	
		TTL to CMOS	5	10	140	280	ns
	1	V <sub>DD</sub> > V <sub>CC</sub>	5	15	140	280	
		CMOS to CMOS	5	10	120	240	]
Low-to-High,	t <sub>PLH</sub>	$V_{DD} > V_{CC}$	5	15	120	240	
		<u></u>	10	15	70	140	
		CMOS to CMOS	10	5	200	400	
	2.5	Vcc > Vpp	15	5	200	400	
			15	10	60	120	
				5	100	200	
Transition Time,	t <sub>THL</sub> ,t <sub>TLH</sub>	All Modes		10	50	100	
				15	40	80	
Input Capacitance,	Cin	Any Input			5	7.5	pF




Fig. 6 - Quiescent device current.

# CD4504B Types




Fig. 9 - Typical input switching as a function of high-level supply voltage.
(SELECT at Vcc-CMOS mode).




Fig. 10 - Typical input switching as a function of high-level supply voltage (SELECT at Vss-TTL mode).





Fig. 11 - High-level supply voltage vs. low-level supply voltage.



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$  inch).

Dimensions and pad layout for CD4504BH.





ti.com 28-Feb-2005

#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp (3)
CD4504BE	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD4504BF3A	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
CD4504BM	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4504BM96	ACTIVE	SOIC	D	16	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4504BMT	ACTIVE	SOIC	D	16	250	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4504BPW	ACTIVE	TSSOP	PW	16	90	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
CD4504BPWR	ACTIVE	TSSOP	PW	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## 14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



# D (R-PDSO-G16)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.



# PW (R-PDSO-G\*\*)

## 14 PINS SHOWN

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.