

**CD40160B, CD40161B,  
CD40162B, CD40163B Types****CMOS Synchronous  
Programmable 4-Bit  
Counters**

High-Voltage Types (20-Volt Rating)

**CD40160B** – Decade with Asynchronous Clear**CD40161B** – Binary with Asynchronous Clear**CD40162B** – Decade with Synchronous Clear**CD40163B** – Binary with Synchronous Clear

■ CD40160B, CD40161B, CD40162B, and CD40163B are 4-bit synchronous programmable counters. The CLEAR function of the CD40162B and CD40163B is synchronous and a low level at the CLEAR input sets all four outputs low on the next positive CLOCK edge. The CLEAR function of the CD40160B and CD40161B is asynchronous and a low level at the CLEAR input sets all four outputs low regardless of the state of the CLOCK, LOAD, or ENABLE inputs. A low level at the LOAD input disables the counter and causes the output to agree with the setup data after the next CLOCK pulse regardless of the conditions of the ENABLE inputs.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a carry output ( $C_{OUT}$ ). Counting is enabled when both PE and TE inputs are high. The TE input is fed forward to enable  $C_{OUT}$ . This enabled output produces a positive output pulse with a


**Features:**

- Internal look-ahead for fast counting
- Carry output for cascading
- Synchronously programmable
- Clear asynchronous input (CD40160B, CD40161B)
- Clear synchronous input (CD40162B, CD40163B)
- Synchronous load control input
- Low-power TTL compatibility
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1  $\mu$ A at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package-temperature range): 1 V at  $V_{DD} = 5$  V  
2 V at  $V_{DD} = 10$  V 2.5 V at  $V_{DD} = 15$  V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

duration approximately equal to the positive portion of the Q1 output. This positive overflow carry pulse can be used to enable successive cascaded stages. Logic transitions at the PE or TE inputs may occur when the clock is either high or low.

The CD40160B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix). The CD40161B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

The CD40160B through CD40163B types are functionally equivalent to and pin-compatible with the TTL counter series 74LS160 through 74LS163 respectively.



Functional Diagram

**Applications:**

- Programmable binary and decade counting
- Counter control/timers
- Frequency dividing




Fig. 1 – Typical output low (sink) current characteristics.




Fig. 2 – Minimum output low (sink) current characteristics.

**MAXIMUM RATINGS, Absolute-Maximum Values:****DC SUPPLY-VOLTAGE RANGE, (V<sub>DD</sub>)**Voltages referenced to V<sub>SS</sub> Terminal) ..... -0.5V to +20V**INPUT VOLTAGE RANGE, ALL INPUTS** ..... -0.5V to V<sub>DD</sub> + 0.5V**DC INPUT CURRENT, ANY ONE INPUT** ..... ±10mA**POWER DISSIPATION PER PACKAGE (P<sub>D</sub>):**For T<sub>A</sub> = -55°C to +100°C ..... 500mWFor T<sub>A</sub> = +100°C to +125°C ..... Derate Linearity at 12mW/°C to 200mW**DEVICE DISSIPATION PER OUTPUT TRANSISTOR**FOR T<sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) ..... 100mWOPERATING-TEMPERATURE RANGE (T<sub>A</sub>) ..... -55°C to +125°CSTORAGE TEMPERATURE RANGE (T<sub>stg</sub>) ..... -65°C to +150°C**LEAD TEMPERATURE (DURING SOLDERING):**

At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max ..... +265°C

## CD40160B, CD40161B, CD40162B, CD40163B Types




Fig. 3— Logic diagrams for CD40160B and CD40162B BCD decade counters.




Fig. 4— Logic diagrams for CD40161B and CD40163B binary counters.

# CD40160B, CD40161B, CD40162B, CD40163B Types

**RECOMMENDED OPERATING CONDITIONS** at  $T_A = 25^\circ\text{C}$ , Except as Noted  
For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	$V_{DD}$ (V)	LIMITS		UNITS
		MIN.	MAX.	
Supply Voltage Range (Full $T_A$ = Full Package Temperature Range)	—	3	18	V
Setup Time: $t_{SU}$ Data to Clock	5	240	—	ns
	10	90	—	
	15	60	—	
Load to Clock	5	240	—	ns
	10	90	—	
	15	60	—	
PE or TE to Clock	5	340	—	ns
	10	140	—	
	15	100	—	
Clear to Clock (CD40162B, CD40163B)	5	340	—	ns
	10	140	—	
	15	100	—	
All Hold Times, $t_H$	5	0	—	ns
	10	0	—	
	15	0	—	
Clear Removal Time, $t_{rem}$ (CD40160B, CD40161B)	5	200	—	ns
	10	100	—	
	15	70	—	
Clear Pulse Width, $t_{WL}$ (CD40160B, CD40161B)	5	170	—	ns
	10	70	—	
	15	50	—	
Clock Input Frequency, $f_{CL}$	5	—	2	MHz
	10	—	5.5	
	15	—	8	
Clock Pulse Width, $t_W$	5	170	—	ns
	10	70	—	
	15	50	—	
Clock Rise or Fall Time, $t_{rCL}$ or $t_{fCL}$	5	—	200	$\mu\text{s}$
	10	—	70	
	15	—	15	

**TRUTH TABLE**

CLOCK	CLR	LOAD	PE	TE	OPERATION
/	1	0	X	X	PRESET
/	1	1	0	X	NC
/	1	1	X	0	NC
/	1	1	1	1	COUNT
X	0	X	X	X	RESET (CD40160B, CD40161B)
/	0	X	X	X	RESET (CD40162B, CD40163B)
/	1	X	X	X	NC (CD40162B, CD40163B)

1 = HIGH LEVEL

0 = LOW LEVEL

X = DON'T CARE

NC = NO CHANGE




Fig. 5—Typical output high (source) current characteristics.




Fig. 6—Minimum output high (source) current characteristics.




Fig. 7—Typical propagation delay time as a function of load capacitance (CLOCK to Q).




Fig. 8—Typical transition time as a function of load capacitance.

# CD40160B, CD40161B, CD40162B, CD40163B Types

## STATIC ELECTRICAL CHARACTERISTICS

CHARAC- TERISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)						U N I T S	
	$V_O$ (V)	$V_{IN}$ (V)	$V_{DD}$ (V)	-55	-40	+85	+125	+25			
	Min.	Typ.	Max.								
Quiescent Device Current, $I_{DD}$ Max.	-	0.5	5	5	5	150	150	-	0.04	5	$\mu A$
	-	0.10	10	10	10	300	300	-	0.04	10	
	-	0.15	15	20	20	600	600	-	0.04	20	
	-	0.20	20	100	100	3000	3000	-	0.08	100	
Output Low (Sink) Current, $I_{OL}$ Min.	0.4	0.5	5	0.64	0.61	0.42	0.36	0.51	1	-	$mA$
	0.5	0.10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	
	1.5	0.15	15	4.2	4	2.8	2.4	3.4	6.8	-	
Output High (Source) Current, $I_{OH}$ Min.	4.6	0.5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	$mA$
	2.5	0.5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	
	9.5	0.10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-	
	13.5	0.15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-	
Output Voltage: Low-Level, $V_{OL}$ Max.	-	0.5	5	0.05			-	0	0.05	-	$V$
	-	0.10	10	0.05			-	0	0.05	-	
	-	0.15	15	0.05			-	0	0.05	-	
Output Voltage: High-Level, $V_{OH}$ Min.	-	0.5	5	4.95			4.95	5	-	-	$V$
	-	0.10	10	9.95			9.95	10	-	-	
	-	0.15	15	14.95			14.95	15	-	-	
Input Low Voltage $V_{IL}$ Max.	0.5,4.5	-	5	1.5			-	-	1.5	-	$V$
	1.9	-	10	3			-	-	3	-	
	1.5,13.5	-	15	4			-	-	4	-	
Input High Voltage, $V_{IH}$ Min.	0.5,4.5	-	5	3.5			3.5	-	-	-	$V$
	1.9	-	10	7			7	-	-	-	
	1.5,13.5	-	15	11			11	-	-	-	
Input Current $I_{IN}$ Max.	-	0.18	18	$\pm 0.1$	$\pm 0.1$	$\pm 1$	$\pm 1$	-	$\pm 10^{-5}$	$\pm 0.1$	$\mu A$




Fig. 9—Typical power dissipation as a function of CLOCK frequency.




Fig. 10—Dynamic power dissipation test circuit.




Fig. 11—Quiescent-device-current test circuit.




Fig. 12—Input-current test circuit.




Fig. 13—Input-voltage test circuit.

## TERMINAL ASSIGNMENT

CLEAR	1	V <sub>DD</sub>
CLOCK	2	CARRY OUT
P1	3	Q1
P2	4	Q2
P3	5	Q3
P4	6	Q4
P5	7	TE
P6	8	LOAD
V <sub>SS</sub>	9	

TOP VIEW

92CS-29459

# CD40160B, CD40161B, CD40162B, CD40163B Types


**DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ\text{C}$ ;**  
**Input  $t_r, t_f = 20 \text{ ns}$ ,  $C_L = 50 \text{ pF}$ ,  $R_L = 200 \text{ k}\Omega$**

CHARACTERISTIC	TEST CONDITIONS $V_{DD}$ (V)	LIMITS ALL TYPES*			UNITS
		Min.	Typ.	Max.	
<b>CLOCK OPERATION</b>					
Propagation Delay Time, $t_{PHL}, t_{PLH}$ Clock to Q	5 10 15	— — —	200 80 60	400 160 120	ns
Clock to $C_{OUT}$	5 10 15	— — —	225 95 70	450 190 140	ns
TE to $C_{OUT}$	5 10 15	— — —	125 55 40	250 110 80	ns
Minimum Setup Time, $t_{SU}$ Data to Clock	5 10 15	— — —	120 45 30	240 90 60	ns
Load to Clock	5 10 15	— — —	120 45 30	240 90 60	ns
PE to TE to Clock	5 10 15	— — —	170 70 50	340 140 100	ns
Minimum Hold Time, $t_H$	5 10 15	— — —	— — —	0 0 0	ns
Transition Time, $t_{THL}, t_{TLH}$	5 10 15	— — —	100 50 40	200 100 80	ns
Minimum Clock Pulse Width, $t_W$	5 10 15	— — —	85 35 25	170 70 50	ns
Maximum Clock Frequency, $f_{CL}$	5 10 15	2 5.5 8	3 8.5 12	— — —	MHz
Maximum Clock Rise or Fall Time, <sup>†</sup> $t_{rCL}, t_{fCL}$	5 10 15	200 70 15	— — —	— — —	$\mu\text{s}$
<b>CLEAR OPERATION</b>					
Propagation Delay Time, $t_{PHL}$ (CD40160B, CD40161B) Clear to Q	5 10 15	— — —	250 110 80	500 220 160	ns
Minimum Setup Time, $t_{SU}$ (CD40162B, CD40163B) Clear to Clock	5 10 15	— — —	170 70 50	340 140 100	ns
Minimum Hold Time, $t_H$ (CD40162B, CD40163B) Clear to Clock	5 10 15	— — —	— — —	0 0 0	ns
Minimum Clear Removal Time, $t_{rem}$ (CD40160B, CD40161B)	5 10 15	— — —	100 50 35	200 100 70	ns
Minimum Clear Pulse Width, $t_{WL}$ (CD40160B, CD40161B)	5 10 15	— — —	85 35 25	170 70 50	ns

\* Except as noted.


† If more than one unit is cascaded in the parallel clocked application,  $t_{CL}$  should be made less than or equal to the sum of the fixed propagation delay at 50 pF and the transition time of the carry output driving stage for the estimated capacitive load.

## CD40160B, CD40161B, CD40162B, CD40163B Types



92CL-29228RI

Fig. 14— Timing diagram for CD40160B, CD40162B.



92CL-29229RI

Fig. 15— Timing diagram for CD40161B, CD40163B.

# CD40160B, CD40161B, CD40162B, CD40163B Types




Fig. 16— Detail of flip-flops of CD40160B and CD40161B (asynchronous clear).





Fig. 17— Detail of flip-flops for CD40162B and CD40163B (synchronous clear).



Dimensions and pad layout for CD40160BH. Dimensions and pad layout for CD40161BH, CD40162BH, and CD40163BH are identical.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$  inch).




Fig. 18— Cascaded counter packages in the parallel-clocked mode.





Fig. 19— Cascaded counter packages in the ripple-clocked mode.


J (R-GDIP-T\*\*)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



PINS **\nDIM	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)



4040083/F 03/03

- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package is hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
  - E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.


# MECHANICAL

MPDI002C – JANUARY 1995 – REVISED DECEMBER 20002

N (R-PDIP-T\*\*)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).


D. The 20 pin end lead shoulder width is a vendor option, either half or full width.

## MECHANICAL DATA

**NS (R-PDSO-G\*\*)**

**14-PINS SHOWN**

**PLASTIC SMALL-OUTLINE PACKAGE**




- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

4040062/C 03/03

## PW (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold flash or protrusion not to exceed 0,15.
  - Falls within JEDEC MO-153

## **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	amplifier.ti.com	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	dataconverter.ti.com	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	dsp.ti.com	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Interface	interface.ti.com	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Logic	logic.ti.com	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	power.ti.com	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	microcontroller.ti.com	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
		Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
		Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address:    Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated