

Thyristors logic level

BT148 series

GENERAL DESCRIPTION

Glass passivated, sensitive gate thyristors in a plastic envelope, intended for use in general purpose switching and phase control applications. These devices are intended to be interfaced directly to microcontrollers, logic integrated circuits and other low power gate trigger circuits.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	MAX.	UNIT
V_{DRM}, V_{RRM}	Repetitive peak off-state voltages	400R 400	500R 500	600R 600	V
$I_{T(AV)}$	Average on-state current	2.5	2.5	2.5	A
$I_{T(RMS)}$	RMS on-state current	4	4	4	A
I_{TSM}	Non-repetitive peak on-state current	35	35	35	A


PINNING - SOT82

PIN	DESCRIPTION
1	cathode
2	anode
3	gate
tab	anode

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.			UNIT
V_{DRM}, V_{RRM}	Repetitive peak off-state voltages		-	-400R 400 ¹	-500R 500 ¹	-600R 600 ¹	V
$I_{T(AV)}$	Average on-state current	half sine wave; $T_{mb} \leq 113\text{ }^\circ\text{C}$	-	2.5			A
$I_{T(RMS)}$	RMS on-state current	all conduction angles	-	4			A
I_{TSM}	Non-repetitive peak on-state current	half sine wave; $T_j = 25\text{ }^\circ\text{C}$ prior to surge	-	35			A
		$t = 10\text{ ms}$	-	38			A
		$t = 8.3\text{ ms}$	-	6.1			A ² s
I^2t	I^2t for fusing	$t = 10\text{ ms}$	-	50			A μ s
dl_T/dt	Repetitive rate of rise of on-state current after triggering	$I_{TM} = 10\text{ A}; I_G = 50\text{ mA}; dl_G/dt = 50\text{ mA}/\mu\text{s}$	-	50			A μ s
I_{GM}	Peak gate current		-	2			A
V_{GM}	Peak gate voltage		-	5			V
V_{RGM}	Peak reverse gate voltage		-	5			V
P_{GM}	Peak gate power		-	5			W
$P_{G(AV)}$	Average gate power	over any 20 ms period	-	0.5			W
T_{stg}	Storage temperature		-40	150			$^\circ\text{C}$
T_j	Operating junction temperature		-	125 ²			$^\circ\text{C}$

1 Although not recommended, off-state voltages up to 800V may be applied without damage, but the thyristor may switch to the on-state. The rate of rise of current should not exceed 15 A/ μ s.

2 Note: Operation above 110 $^\circ\text{C}$ may require the use of a gate to cathode resistor of 1k Ω or less.

Thyristors
logic level

BT148 series

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base	in free air	-	-	2.5	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	95	-	K/W

STATIC CHARACTERISTICS

 $T_j = 25\text{ °C}$ unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{GT}	Gate trigger current	$V_D = 12\text{ V}; I_T = 0.1\text{ A}$	-	15	200	μA
I_L	Latching current	$V_D = 12\text{ V}; I_{GT} = 0.1\text{ A}$	-	0.17	10	mA
I_H	Holding current	$V_D = 12\text{ V}; I_{GT} = 0.1\text{ A}$	-	0.10	6	mA
V_T	On-state voltage	$I_T = 5\text{ A}$	-	1.23	1.8	V
V_{GT}	Gate trigger voltage	$V_D = 12\text{ V}; I_T = 0.1\text{ A}$	-	0.4	1.5	V
I_D, I_R	Off-state leakage current	$V_D = V_{DRM(max)}; I_T = 0.1\text{ A}; T_j = 110\text{ °C}$	0.1	0.2	-	V
		$V_D = V_{DRM(max)}; V_R = V_{RRM(max)}; T_j = 125\text{ °C}$	-	0.1	0.5	mA







DYNAMIC CHARACTERISTICS

 $T_j = 25\text{ °C}$ unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
dV_D/dt	Critical rate of rise of off-state voltage	$V_{DM} = 67\% V_{DRM(max)}; T_j = 125\text{ °C};$ exponential waveform; $R_{GK} = 100\ \Omega$	-	50	-	V/ μs
t_{gt}	Gate controlled turn-on time	$I_{TM} = 10\text{ A}; V_D = V_{DRM(max)}; I_G = 5\text{ mA};$ $di_G/dt = 0.2\text{ A}/\mu\text{s}$	-	2	-	μs
t_q	Circuit commutated turn-off time	$V_D = 67\% V_{DRM(max)}; T_j = 125\text{ °C}; I_{TM} = 8\text{ A};$ $V_R = 10\text{ V}; di_{TM}/dt = 10\text{ A}/\mu\text{s};$ $dV_D/dt = 2\text{ V}/\mu\text{s}; R_{GK} = 1\text{ k}\Omega$	-	100	-	μs







Thyristors
logic level

BT148 series



Thyristors
logic level


BT148 series



Thyristors
logic level

BT148 series

MECHANICAL DATA



Notes

1. Refer to mounting instructions for SOT82 envelopes.
2. Epoxy meets UL94 V0 at 1/8".

Thyristors logic level

BT148 series

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	
© Philips Electronics N.V. 1997	
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.	
The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.	

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.