

8 k \times 8 NONVOLATILE SRAM (5 V, 3.3 V)

FEATURES

- Data Retention for at least 10 Years Without Power
- Automatic Write-Protection During Power-up/Power-down Cycles
- Conventional SRAM Operation, Including Unlimited Write Cycles
- Internal Isolation of Battery before Power Application
- 5-V or 3.3-V Operation
- Industry Standard 28-Pin DIP Pinout

GENERAL DESCRIPTION

The CMOS bq4010/Y/LY is a nonvolatile 65,536-bit static RAM organized as 8,192 words by 8 bits. The integral control circuitry and lithium energy source provide reliable nonvolatility coupled with the unlimited write cycles of standard SRAM.

The control circuitry constantly monitors the single supply for an out-of-tolerance condition. When $V_{\rm CC}$ falls out of tolerance, the SRAM is unconditionally write-protected to prevent an inadvertent write operation.

At this time the integral energy source is switched on to sustain the memory until after V_{CC} returns valid.

The bq4010/Y/LY uses extremely low standby current CMOS SRAMs, coupled with small lithium coin cells to provide nonvolatility without long write-cycle times and the write-cycle limitations associated with EEPROM.

The bq4010/Y/LY requires no external circuitry and is compatible with the industry-standard 64-Kb SRAM pinout.

PIN CONNECTIONS

28-Pin DIP Module (TOP VIEW)

| | _ | - 1 | |
|-------------------|-----|-----|-------------------|
| NC [| 1 0 | 28 |] V _{CC} |
| A ₁₂ [| 2 | 27 | WE |
| A ₇ [| 3 | 26 |] NC |
| A ₆ [| 4 | 25 |] A ₈ |
| A ₅ [| 5 | 24 |] A ₉ |
| A ₄ [| 6 | 23 |] A ₁₁ |
| A ₃ [| 7 | 22 | ŌE |
| A_2 | 8 | 21 |] A ₁₀ |
| A ₁ [| 9 | 20 | CE |
| A_0 | 10 | 19 | DQ_7 |
| DQ_0 | 11 | 18 | DQ ₆ |
| DQ ₁ | 12 | 17 | DQ_5 |
| DQ_2 | 13 | 16 | DQ_4 |
| V _{SS} [| 14 | 15 | DQ_3 |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



DEVICE INFORMATION

Table 1. TERMINAL FUNCTIONS

| TE | RMINAL | 1/0 | DECORIDATION |
|-----------------|--------|-----|----------------------|
| NAME | NUMBER | I/O | DESCRIPTION |
| A ₀ | 10 | 1 | |
| A ₁ | 9 | I | |
| A ₂ | 8 | 1 | |
| A ₃ | 7 | 1 | |
| A ₄ | 6 | 1 | |
| A ₅ | 5 | 1 | |
| A ₆ | 4 | 1 | Address inputs |
| A ₇ | 3 | 1 | |
| A ₈ | 25 | 1 | |
| A ₉ | 24 | 1 | |
| A ₁₀ | 21 | 1 | |
| A ₁₁ | 23 | I | |
| A ₁₂ | 2 | 1 | |
| CE | 20 | 1 | Chip-enable input |
| DQ_0 | 11 | I/O | |
| DQ ₁ | 12 | I/O | |
| DQ ₂ | 13 | I/O | |
| DQ_3 | 15 | I/O | Data input/output |
| DQ ₄ | 16 | I/O | |
| DQ ₅ | 17 | I/O | |
| DQ ₆ | 18 | I/O | |
| DQ ₇ | 19 | I/O | |
| NC | 1 | _ | No connect |
| | 26 | - | NO CONTICOL |
| ŌĒ | 22 | I | Output enable input |
| V _{CC} | 28 | I | Supply voltage input |
| V _{SS} | 14 | - | Ground |
| WE | 27 | 1 | Write enable input |

FUNCTIONAL DESCRIPTION

When power is valid, the bq4010/Y/LY operates as a standard CMOS SRAM. During power-down and power-up cycles, the bq4010/Y/LY acts as a nonvolatile memory, automatically protecting and preserving the memory contents.

Power-down/power-up control circuitry constantly monitors the V_{CC} supply for a power-fail-detect threshold V_{PFD} . The bq4010 monitors for $V_{PFD} = 4.62$ V typical for use in 5-V systems with 5% supply tolerance. The bq4010Y monitors for $V_{PFD} = 4.37$ V typical for use in 5-V systems with 10% supply tolerance. The bq4010LY monitors for $V_{PFD} = 2.90$ V (typ) for use in 3.3-V systems.

When V_{CC} falls below the V_{PFD} threshold, the SRAM automatically write-protects the data. All outputs become high impedance, and all inputs are treated as *don't care*. If a valid access is in process at the time of power-fail detection, the memory cycle continues to completion. If the memory cycle fails to terminate within time t_{WPT} , write-protection takes place.

As V_{CC} falls past V_{PFD} and approaches V_{SO} , the control circuitry switches to the internal lithium backup supply, which provides data retention until valid V_{CC} is applied.




When V_{CC} returns to a level above the internal backup cell voltage, the supply is switched back to V_{CC} . After V_{CC} ramps above the V_{PFD} threshold, write-protection continues for a time t_{CER} (120 ms maximum in 5-V system, 85 ms maximum in 3.3-V system) to allow for processor stabilization. Normal memory operation may resume after this time.

The internal coin cells used by the bq4010/Y/LY have an extremely long shelf life and provide data retention for more than 10 years in the absence of system power.

As shipped from TI, the integral lithium cells of the MT-type module are electrically isolated from the memory. (Self-discharge in this condition is approximately 0.5% per year.) Following the first application of V_{CC} , this isolation is broken, and the lithium backup provides data retention on subsequent power-downs.

BLOCK DIAGRAM



TRUTH TABLE

| MODE | CE | WE | ŌĒ | I/O OPERATION | POWER |
|----------------|----|----|----|------------------|---------|
| Not selected | Н | X | Х | High-Z | Standby |
| Output disable | L | Н | Н | High-Z | Active |
| Read | L | Н | L | D _{OUT} | Active |
| Write | L | L | Х | D _{IN} | Active |



ORDERING INFORMATION

For the most current package and ordering information, see the Package Option Addendum at the end of the datasheet, or see the TI website at www.ti.com.

SELECTION GUIDE

| DEVICE NUMBER | MAXIMUM ACCESS TIME (ns) | NEGATIVE SUPPLY TOLERANCE (%) | NOMINAL INPUT VOLTAGE V _{CC} (V) | TEMPERATURE (°C) |
|----------------|--------------------------------|-------------------------------------|---|------------------|
| bq4010MA-70 | 70 | | | |
| bq4010MA-85 | 85 | -5 | | |
| bq4010MA-150 | 150 | -5 | | |
| bq4010MA-200 | 200 | | 1 | 0.4- 70 |
| bq4010YMA-70 | 70 | | | 0 to 70 |
| bq4010YMA-85 | 85 | | 5 | |
| bq4010YMA-150 | 150 | | | |
| bq4010YMA-200 | 200 | 40 | | |
| bq4010YMA-70N | 70 | -10 | _ | |
| bq4010YMA-85N | 85 | | | 40.4- 05 |
| bq4010YMA-150N | 150 | | | -40 to 85 |
| bq4010LYMA-70N | 70 | | 3.3 | |

PART NUMBERING

| PRODUCT LINE | MEMORY DENSITY | INPUT VOLTAGE (V) | NEGATIVE SUPPLY TOLERANCE | PACKAGE | SPEED (ns) | TEMPERATURE (°C) |
|-----------------|-----------------------------|-------------------------|---------------------------------|----------|---------------|---------------------|
| bq40 | 10 | L | Y | MA | 70 | N |
| | $10 = 8 \text{ k} \times 8$ | Blank = 5 | Blank = 5% | MA = DIP | 70 | Blank = Commercial |
| | 11 = 32 k × 8 | L= 3.3 | Y = 10% | | 85 | (0 to 70) |
| | 13 = 128 k × 8 | | | | 100 | |
| | 14 = 256 k × 8 | | | | 120 | N = Industrial |
| | 15 = 512 k × 8 | | | | 150 | (-40 to 85) |
| | 16 = 1024 k × 8 | | | | 200 | |
| | 17 = 2048 k × 8 | | | | | |



ABSOLUTE MAXIMUM RATINGS(1)

| | PARAMETER | CONDITION | | VALUE | UNIT |
|---------------------|---|-----------------------------|----------|---------------------------------|------|
| | | bq4010 | | -0.3 to 7.0 | |
| V_{CC} | DC voltage applied on VCC relative to VS | SS | bq4010 | -0.3 to 7.0 | V |
| | | | bq4010LY | -0.3 to 6.0 | |
| | | | bq4010Y | -0.3 to 7.0 | |
| V_{T} | DC voltage applied on any pin excluding VCC relative to VSS | $V_{VT} \le V_{CC} + 0.3 V$ | bq4010 | -0.3 to 7.0 | V |
| | voo rolalivo to voo | | bq4010LY | -0.3 to (V _{CC} + 0.3) | |
| т | Operating temperature | Commercial | | 0 to 70 | |
| T _{OPR} | Operating temperature | Industrial | | -40 to 85 | |
| _ | Ctoro and towns a sections | Commercial | | -10 to 70 | |
| T _{STG} | Storage temperature | Industrial | | -40 to 85 | °C |
| т | Townsysters under him | Commercial | | -10 to 70 | |
| T _{BIAS} | Temperature under bias | Industrial | | -40 to 85 | |
| T _{SOLDER} | Soldering temperature | For 10 seconds | | 260 | |

⁽¹⁾ Permanent device damage may occur if Absolute Maximum Ratings are exceeded. Functional operation should be limited to the Recommended DC Operating Conditions detailed in this data sheet. Exposure to conditions beyond the operational limits for extended periods of time may affect device reliability.

RECOMMENDED OPERATING CONDITIONS $(T_A = T_{OPR})$

| | | | MIN | TYP ⁽¹⁾ | MAX | UNIT |
|-----------------|--------------------------|----------|------|--------------------|-----------------------|------|
| | | bq4010Y | 4.50 | 5.00 | 5.50 | |
| V_{CC} | Supply voltage | bq4010 | 4.75 | 5.00 | 5.50 | |
| | | bq4010LY | 3.00 | 3.30 | 3.60 | V |
| V _{SS} | Supply voltage | | 0 | 0 | 0 | V |
| V _{IL} | Low-level input voltage | | -0.3 | | 0.8 | |
| V_{IH} | High-level Input voltage | | 2.2 | | V _{CC} + 0.3 | |

⁽¹⁾ Typical values indicate operation at T_A = 25°C.

DC ELECTRICAL CHARACTERISTICS

 $T_A = T_{OPR}, \ V_{CC(min)} \le V_{CC} \le V_{CC(max)}$

| | PARAMETER | | TEST CONDITIONS | MIN | TYP ⁽¹⁾ | MAX | UNIT |
|------------------|----------------------------|----------|---|------|--------------------|------|------|
| I _{LI} | Input leakage current | | $V_{IN} = V_{SS}$ to V_{CC} | | | ±1 | ^ |
| I_{LO} | Output leakage current | | $\overline{CE} = V_{IH} \text{ or } \overline{OE} = V_{IH} \text{ or } \overline{WE} = V_{IL}$ | | | ±1 | μΑ |
| V_{OH} | Output high voltage | | I _{OH} = -1.0 mA | 2.4 | | | V |
| V_{OL} | Output low voltage | | I _{OL} = 2.1 mA | | | 0.4 | V |
| I _{SB1} | Standby supply current | | CE = V _{IH} | | 1 | 2 | μΑ |
| I _{SB2} | Standby supply current | | $\label{eq:control_control} \begin{split} \overline{CE} &\geq V_{CC} - 0.2 \text{ V}, \text{ 0V} \leq V_{IN} \!\! \leq 0.2 \text{ V}, \\ \text{or } V_{IN} \!\! \geq V_{CC} \!\! - 0.2 \end{split}$ | | 0.1 | 1 | mA |
| | | bq4010 | | | | 50 | |
| I_{CC} | Operating supply current | bq4010Y | Minimum cycle, duty = 100%, $\overline{CE} = V_{IL}, I_{I/O} = 0 \text{ mA}$ | | | 50 | mA |
| | | bq4010LY | 02 = V _{IL} , 1//0 = 0 11// (| | | 30 | |
| | | bq4010 | | 4.55 | 4.62 | 4.75 | |
| V_{PFD} | Power-fail-detect voltage | bq4010Y | | 4.30 | 4.37 | 4.50 | |
| | | bq4010LY | | 2.85 | 2.90 | 2.95 | V |
| | | bq4010 | | | 3 | | V |
| V_{SO} | Supply switch-over voltage | bq4010Y | | | 3 | | |
| | | bq4010LY | | | 2.9 | | |

⁽¹⁾ Typical values indicate operation at T_A = 25°C, V_{CC} = 5.0 V or V_{CC} = 3.3 V.




CAPACITANCE (T_A = 25°C, f = 1 MHz, V_{CC} = 5.0 V or V_{CC} = 3.3 V)

| | PARAMETER (1) | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------|--------------------------|----------------------|-----|-----|-----|------|
| C _{I/O} | Input/output capacitance | Output voltage = 0 V | | | 8 | nE. |
| C _{IN} | Input capacitance | Input voltage = 0 V | | | 10 | p⊢ |

⁽¹⁾ Ensured by design. Not production tested.

AC TEST CONDITIONS

| PARAMETER | TEST CO | ONDITIONS |
|--|------------------------------------|---------------------------|
| PARAMETER | 5 V | 3.3 V |
| Input pulse levels | 0 V to 3.0 V | 0 V to V _{CC} |
| Input rise and fall times | 5 ns | 5 ns |
| Input and output timing reference levels | 1.5 V (unless otherwise specified) | 50 % |
| Output load (including scope and jig) | See Figure 1 and Figure 2 | See Figure 3 and Figure 4 |




 D_{OUT} 0 $1.9 \text{ k}\Omega$ 0 1.9 pF

+ 5 V

Figure 1. 5-V Output Load A

Figure 2. 5-V Output Load B







Figure 3. 3.3-V Output Load A

Figure 4. 3.3-V Output Load B




| Table 2. Ri | EAD CYCLE (T _A = T | OPR, | V _{CC(min)} ≤ | V _{CC} ≤ V _{CC(m} | ax)) |
|-------------|-------------------------------|------|------------------------|-------------------------------------|------|
| | | | 70 | 0.5 | |

| | PARAMETER | TEST CONDITIONS | -70 | | -8 | 5 | -15 | 50 | -20 | 0 | UNIT |
|------------------|------------------------------------|-----------------|-----|-----|-----|-----|-----|-----|-----|-----|------|
| | PARAMETER | TEST CONDITIONS | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | UNII |
| t _{RC} | Read cycle time | | 70 | | 85 | | 150 | | 200 | | |
| t _{AA} | Address access time | | | 70 | | 85 | | 150 | | 200 | |
| t _{ACE} | Chip enable access time | Output load A | | 70 | | 85 | | 150 | | 200 | |
| t _{OE} | Output enable to output valid | | | 35 | | 45 | | 70 | | 90 | |
| t _{CLZ} | Chip enable to output in low Z | | 5 | | 5 | | 5 | | 5 | | ns |
| t _{OLZ} | Output enable to output in low Z | Outsut Is and D | 0 | | 0 | | 0 | | 0 | | |
| t _{CHZ} | Chip disable to output in high Z | Output load B | 0 | 25 | 0 | 25 | 0 | 25 | 0 | 25 | |
| t _{OHZ} | Output disable to output in high Z | | 0 | 25 | 0 | 25 | 0 | 25 | 0 | 25 | |
| t _{OH} | Output hold from address change | Output load A | 10 | | 10 | | 10 | | 10 | | |



- (1) WE is held high for a read cycle.
- (2) Device is continuously selected: $\overline{CE} = \overline{OE} = V_{IL}$.


Figure 5. Read Cycle No. 1 (Address Access) (1)(2)



- (1) WE is held high for a read cycle.
- (2) Device is continuously selected: $\overline{CE} = \overline{OE} = V_{IL}$.
- (3) Address is valid prior to or coincident with $\overline{\text{CE}}$ transition low.

Figure 6. Read Cycle No. 2 (CE Access) (1)(2)(3)





- (1) WE is held high for a read cycle.
- (2) Device is continuously selected: $\overline{CE} = V_{IL}$.


Figure 7. Read Cycle No. 3 (OE Access) (1)(2)



| Table 3. WRITE CYCLE ($T_A = T_{OPR}, V_{CC(min)} \le V_{CC} \le V_{CC(min)}$ | ax/) |
|--|------|
|--|------|

| DADAMETED | | | | -70 -85 | | -150 | | -200 | | LINUT | |
|------------------|-------------------------------------|--|-----|---------|-----|-------|-----|------|-----|-------|------|
| | PARAMETER | TEST CONDITIONS | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | UNIT |
| t _{WC} | Write cycle time | | 70 | | 85 | | 150 | | 200 | | |
| t _{CW} | Chip enable to end of write | See (1) | 65 | | 75 | | 100 | | 150 | | |
| t _{AW} | Address valid to end of write | See (1) | 65 | | 75 | | 90 | | 150 | | |
| t _{AS} | Address setup time | Measured from address valid to beginning of write. (2) | 0 | 0 0 | | 0 | | 0 | | | |
| t_{WP} | Write pulse width | Measured from beginning of write to end of write. (1) | 55 | 55 65 | | 65 90 | | 90 | | | |
| t _{WR1} | Write recovery time (write cycle 1) | Measured from WE going high to end of write cycle. (3) | 5 5 | | | 5 | | 5 | | | |
| t _{WR2} | Write recovery time (write cycle 2) | Measured from CE going high to end of write cycle. ⁽³⁾ | 15 | | 15 | | 15 | | 15 | | ns |
| t _{DW} | Data valid to end of write | Measured to first low-to- high transition of either $\overline{\text{CE}}$ or $\overline{\text{WE}}$. | 30 | 30 35 | | | 50 | | 70 | | |
| t _{DH1} | Data hold time (write cycle 1) | Measured from WE going high to end of write cycle. (4) | 0 | | 0 | | 0 | | 0 | | |
| t _{DH2} | Data hold time (write cycle 2) | Measured from CE going high to end of write cycle. ⁽⁴⁾ | 0 | | 0 | | 0 | | 0 | | |
| t _{WZ} | Write enbled to output in high Z | I/O pins are in output state. (5) | 0 | 25 | 0 | 30 | 0 | 50 | 0 | 70 | |
| t _{OW} | Output active from end of write | I/O pins are in output state. (5) | 5 | | 5 | | 5 | | 5 | | |


- (1) A write ends at the earlier transition of
 \overline{CE} going high and
 \overline{WE} going high.
 (2) A write occurs during the overlap of a low
 \overline{CE} and a low
 \overline{WE}. A write begins at the later transition of
 \overline{CE} going low and
 \overline{WE} going low.
- (3) Either t_{WR1} or t_{WR2} must be met.
- Either t_{DH1} or t_{DH2} must be met. (4)
- (5) If CE goes low simultaneously with WE going low or after WE going low, the outputs remain in high-impedance state.



- (1) $\overline{\text{CE}}$ or $\overline{\text{WE}}$ must be high during address transition.
- Because I/O may be active (OE low) during this period, data input signals of opposite polarity to the outputs must not be applied.
- (3) If \overline{OE} is high, the I/O pins remain in a state of high impedance.

Figure 8. Write Cycle No. 1 (WE-Controlled) (1)(2)(3)





- (1) $\overline{\text{CE}}$ or $\overline{\text{WE}}$ must be high during address transition.
- (2) Because I/O may be active (OE low) during this period, data input signals of opposite polarity to the outputs must not be applied.
- (3) If \overline{OE} is high, the I/O pins remain in a state of high impedance.
- (4) Either t_{WR1} or t_{WR2} must be met.
- (5) Either t_{DH1} or t_{DH2} must be met.

Figure 9. Write Cycle No. 2 (CE-Controlled) (1)(2)(3)(4)(5)



Table 4. 5-V POWER-DOWN/POWER-UP ($T_A = T_{OPR}$)

| PARAMETER | | TEST CONDITIONS | MIN | TYP ⁽¹⁾ | MAX | UNIT | |
|------------------|--|--|-----|--------------------|-----|-------|--|
| t _{PF} | V _{CC} slew, 4.75 to 4.25 V | | 300 | | | μs | |
| t _{FS} | V _{CC} slew, 4.25 to V _{SO} | | 10 | | | μs | |
| t _{PU} | V _{CC} slew, V _{SO} to V _{PFD (max.)} | | 0 | | | μs | |
| t _{CER} | Chip enable recovery time | Time during which SRAM is write-protected after V_{CC} passes V_{PFD} on power-up. | 40 | 80 | 120 | ms | |
| t _{DR} | Data-retention time in absence of V _{CC} | $T_A = 25^{\circ}C^{(2)}$ | 10 | | | years | |
| t _{WPT} | Write-protect time | Delay after V_{CC} slews down past V_{PFD} before SRAM is writeprotected. | 40 | 100 | 150 | μs | |

- Typical values indicate operation at $T_A = 25^{\circ}C$, $V_{CC} = 5V$. Batteries are disconnected from circuit until after V_{CC} is applied for the first time. t_{DR} is the accumulated time in absence of power beginning when power is first applied to the device.




Figure 10. 5-V Power-Down/Power-Up Timing



Table 5. 3.3-V POWER-DOWN/POWER-UP ($T_A = T_{OPR}$)

| PARAMETER | | TEST CONDITIONS | MIN | TYP ⁽¹⁾ | MAX | UNIT |
|------------------|---|--|-----|--------------------|-----|-------|
| t_{F} | V _{CC} slew, 3 V to 0 V | | 300 | | | |
| t _R | V _{CC} slew, V _{SO} to V _{PFD (max)} | | 100 | | | μs |
| t _{CER} | Chip enable recovery time | Time during which SRAM is write-protected after V_{CC} passes V_{PFD} on power-up. | 10 | | 85 | ms |
| t _{DR} | Data-retention time in absence of V _{CC} | $T_A = 25^{\circ}C^{(2)}$ | 10 | | | years |

- Typical values indicate operation at $T_A = 25^{\circ}C$, $V_{CC} = 3.3$ V. Batteries are disconnected from circuit until after V_{CC} is applied for the first time. Data retention time (t_{DR}) is the accumulated time in absence of power beginning when power is first applied to the device.




Figure 11. 3.3-V Power-Down/Power-Up Timing

CAUTION:

Negative undershoots below the absolute maximum rating of -0.3 V in battery-backup mode may affect data integrity.

PACKAGE OPTION ADDENDUM

www.ti.com 14-Oct-2009

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|------|----------------|-------------------------|------------------|------------------------------|
| BQ4010LYMA-70N | ACTIVE | DIP MOD ULE | MA | 28 | 12 | Pb-Free (RoHS) | Call TI | N / A for Pkg Type |
| BQ4010MA-150 | NRND | DIP MOD ULE | MA | 28 | 14 | Pb-Free (RoHS) | Call TI | N / A for Pkg Type |
| BQ4010MA-200 | NRND | DIP MOD ULE | MA | 28 | 14 | Pb-Free (RoHS) | Call TI | N / A for Pkg Type |
| BQ4010MA-70 | ACTIVE | DIP MOD ULE | MA | 28 | 14 | Pb-Free (RoHS) | Call TI | N / A for Pkg Type |
| BQ4010MA-85 | NRND | DIP MOD ULE | MA | 28 | 14 | Pb-Free (RoHS) | Call TI | N / A for Pkg Type |
| BQ4010YMA-150 | NRND | DIP MOD ULE | MA | 28 | 14 | Pb-Free (RoHS) | Call TI | N / A for Pkg Type |
| BQ4010YMA-150N | NRND | DIP MOD ULE | MA | 28 | 14 | Pb-Free (RoHS) | Call TI | N / A for Pkg Type |
| BQ4010YMA-200 | NRND | DIP MOD ULE | MA | 28 | 14 | Pb-Free (RoHS) | Call TI | N / A for Pkg Type |
| BQ4010YMA-70 | ACTIVE | DIP MOD ULE | MA | 28 | 14 | Pb-Free (RoHS) | Call TI | N / A for Pkg Type |
| BQ4010YMA-70N | ACTIVE | DIP MOD ULE | MA | 28 | 14 | Pb-Free (RoHS) | Call TI | N / A for Pkg Type |
| BQ4010YMA-85 | NRND | DIP MOD ULE | MA | 28 | 14 | Pb-Free (RoHS) | Call TI | N / A for Pkg Type |
| BQ4010YMA-85N | NRND | DIP MOD ULE | MA | 28 | 14 | Pb-Free (RoHS) | Call TI | N / A for Pkg Type |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM


www.ti.com 14-Oct-2009

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MA (R-PDIP-T**)

PLASTIC DUAL-IN-LINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in inches (mm).

B. This drawing is subject to change without notice.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications Products Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated