Features

- 8-Bit Multiplexed Addresses/Outputs
- Fast Read Access Time 70 ns
- Low Power CMOS Operation
 20 mA max. Active at 5 MHz
- 20-Lead TSSOP Package
- 20-Lead SOIC Package
- 5V \pm 10% Supply
- High Reliability CMOS Technology
 - 2,000V ESD Protection
 - 200 mA Latchup Immunity
- Rapid[™] Programming Algorithm 50 µs/byte (typical)
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Commercial and Industrial Temperature Range

Description

The AT27C520 is a low-power, high performance 524,288 bit one-time programmable read only memory (OTP EPROM) organized 64K by 8 bits. It incorporates latches for the 8 lower order address bits to multiplex with the 8 data bits. This minimizes system chip count, reduces cost, and simplifies the design of multiplexed bus systems. It requires only one 5V power supply in normal read mode operation. Any byte can be accessed in less than 70 ns, eliminating the need for speed reducing WAIT states on high performance microprocessor systems.

Atmel's scaled CMOS technology provides high speed, lower active power consumption, and significantly faster programming. Power consumption is typically only 8 mA in Active Mode. *(continued)*

Pin Configurations

| Pin Name | Function |
|-----------|------------------------------|
| A8 - A15 | Addresses |
| AD0 - AD7 | Addresses/Outputs |
| OE /VPP | Output Enable/Program Supply |
| ALE | Address Latch Enable |

SOIC Top View

| | 1 | 20 | L | vcc |
|----------|----|----|----|-----|
| UE/VPP L | | 20 | Η. | VUU |
| A15 🗆 | 2 | 19 | | ALE |
| A13 🗆 | 3 | 18 | þ | A14 |
| A11 🗆 | 4 | 17 | Þ | A12 |
| A9 🗆 | 5 | 16 | Þ | A10 |
| AD0 🗆 | 6 | 15 | Þ | A8 |
| AD2 🗆 | 7 | 14 | Þ | AD1 |
| AD4 🗆 | 8 | 13 | Þ | AD3 |
| AD6 🗆 | 9 | 12 | Þ | AD5 |
| GND 🗆 | 10 | 11 | Þ | AD7 |
| | | | | |

TSSOP Top View

| | | | , |
|----------|----|----|-------|
| | | | |
| A10 [| 1 | 20 | 🗆 A8 |
| A12 [| 2 | 19 | D AD1 |
| A14 | 3 | 18 | AD3 |
| ALE [| 4 | 17 | AD5 |
| VCC [| 5 | 16 | AD7 |
| OE/VPP [| 6 | 15 | |
| A15 [| 7 | 14 | D AD6 |
| A13 [| 8 | 13 | D AD4 |
| A11 [| 9 | 12 | AD2 |
| A9 [| 10 | 11 | D AD0 |
| | | | |



512K (64K x 8) Multiplexed Addresses/ Outputs OTP EPROM

AT27C520

Rev. 0752D-10/98





The AT27C520 is available in 173 mil, 20-pin TSSOP; 300 mil and, 20-pin SOIC; one-time programmable (OTP) plastic packages.

With 64K byte storage capability, the AT27C520 allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

Atmel's 27C520 has additional features to ensure high quality and efficient production use. The RapidTM Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 50 μ s/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

System Considerations

Switching under active conditions may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1 μ F high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V_{CC} and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7 μ F bulk electrolytic capacitor should be utilized, again connected between the V_{CC} and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

Block Diagram



Absolute Maximum Ratings*

| Temperature Under Bias55°C to +125°C |
|---|
| Storage Temperature |
| Voltage on Any Pin with Respect to Ground2.0V to +7.0V ⁽¹⁾ |
| Voltage on A9 with Respect to Ground2.0V to +14.0V ⁽¹⁾ |
| V_{PP} Supply Voltage with Respect to Ground2.0V to +14.0V ⁽¹⁾ |

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V DC which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V_{CC} + 0.75V DC which may overshoot to +7.0V for pulses of less than 20 ns.

Operating Modes

| Mode/Pin | ALE | OE/V _{PP} | A8 - A15 | AD0 - AD7 |
|---------------------------------------|----------------------------------|--------------------|--|---------------------|
| Read | V _{IL} | V _{IL} | Ai | D _{OUT} |
| Output Disable | V _{IL} /V _{IH} | V _{IH} | X ⁽¹⁾ | High Z/A0 - A7 |
| Address Latch Enable | V _{IH} | V _{IH} | Х | A0 - A7 |
| Rapid Program ⁽²⁾ | V _{IH} | V _{PP} | Ai | D _{IN} |
| Product Identification ⁽³⁾ | V _{IL} | V _{IL} | $A9 = V_{H}^{(4)}$ $A8 = V_{IH} \text{ or } V_{IL}$ $A10 - A15 = V_{IL}$ | Identification Code |

Notes: 1. X can be V_{IL} or $V_{IH.}$

2. Refer to Programming Characteristics.

3. $V_{H} = 12.0 \pm 0.5 V.$

4. Two identifier bytes may be selected. All A8 - A15 inputs are held low (V_{IL}), except A9 which is set to V_H and A8 which is toggled low (V_{IL}) to select the Manufacturer's Identification byte and high (V_{IH}) to select the Device Code byte.





DC and AC Operating Conditions for Read Operation

| | | AT27C520-70 | AT27C520-90 |
|------------------------|------|--------------|--------------|
| Operating | Com. | 0°C - 70°C | 0°C - 70°C |
| Temperature (Case) | Ind. | -40°C - 85°C | -40°C - 85°C |
| V _{CC} Supply | | 5V ± 10% | 5V ± 10% |

DC and Operating Characteristics for Read Operation

| Symbol | Parameter | Condition | Min | Max | Units |
|---------------------------------|--------------------------------|---|------|-----------------------|-------|
| ILI | Input Load Current | $V_{IN} = 0V$ to V_{CC} | | ±1 | μA |
| I _{LI2} ⁽¹⁾ | Input Load Current A13 | $V_{IN} = 0V$ to V_{CC} | | ±100 | μA |
| I _{LO} | Output Leakage Current | $V_{OUT} = 0V$ to V_{CC} | | ±5 | μA |
| I _{CC} | V _{CC} Active Current | $f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}$ | | 20 | mA |
| V _{IL} | Input Low Voltage | | -0.6 | 0.8 | V |
| V _{IH} | Input High Voltage | | 2.0 | V _{CC} + 0.5 | V |
| V _{OL} | Output Low Voltage | I _{OL} = 2.1 mA | | 0.4 | V |
| V _{OH} | Output High Voltage | I _{OH} = -400 μA | 2.4 | | V |

Note: 1. For address input A13 only.



AC Characteristics for Read Operation

| | | | | AT27C520-70 | | AT27C520-90 | |
|---------------------------------|--|---------------------------------------|-----|-------------|-----|-------------|-------|
| Symbol | Parameter | Condition | Min | Max | Min | Мах | Units |
| t _{ACC} ⁽²⁾ | Address to Output Delay | $ALE = \overline{OE}/V_{PP} = V_{IL}$ | | 70 | | 90 | ns |
| t _{AS} | Address Setup Time | $\overline{OE}/V_{PP} = V_{IH}$ | 12 | | 15 | | ns |
| t _{AH} | Address Hold Time | $\overline{OE}/V_{PP} = V_{IH}$ | 12 | | 15 | | ns |
| t _{ALE} | Address Latch Enable Width | $\overline{OE}/V_{PP} = V_{IH}$ | 40 | | 45 | | ns |
| $t_{OE}^{(2)}$ | OE/V _{PP} to Output Delay | $ALE = V_{IL}$ | | 30 | | 35 | ns |
| $t_{DF}^{(3)(4)}$ | OE/V _{PP} High to Output Float | $ALE = V_{IL}$ | | 25 | | 25 | ns |
| t _{OH} | Output Hold from Address or $\overline{\text{OE}}/\text{V}_{\text{PP}}$, whichever occurred first | ALE = V _{IL} | 7 | | 0 | | ns |

Note: 2, 3, 4 — see AC Waveforms for Read Operation

AC Waveforms for Read Operation⁽¹⁾



- Notes: 1. Timing measurement reference levels for all speed grades are $V_{OL} = 0.8V$ and $V_{OH} = 2.0V$. Input AC drive levels are $V_{IL} = 0.45V$ and $V_{IH} = 2.4V$.
 - 2. \overline{OE}/V_{PP} may be delayed up to t_{ACC} t_{OE} after the address is valid without impact on t_{ACC} .
 - 3. This parameter is only sampled and is not 100% tested.
 - 4. Output float is defined as the point when data is no longer driven.

Input Test Waveforms and Measurement Levels

For -70 and -90 devices:



Output Test Load

OUTPUT PIN $C_L = 100 \text{ pF}$ including jig capacitance.

 t_R , t_F < 20 ns (10% to 90%)

Pin Capacitance

 $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$

| Symbol | Тур | Мах | Units | Conditions |
|------------------|-----|-----|-------|----------------|
| C _{IN} | 4 | 6 | pF | $V_{IN} = 0V$ |
| C _{OUT} | 8 | 12 | pF | $V_{OUT} = 0V$ |

Note:

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.





Programming Waveforms



- Notes: 1. The Input Timing Reference is 0.8V for V_{IL} and 2.0V for V_{IH}.
 - 2. t_{OE} and t_{DFP} are characteristics of the device but must be accommodated by the programmer.

DC Programming Characteristics

 T_{A} = 25 \pm 5°C, V_{CC} = 6.5 \pm 0.25V, \overline{OE}/V_{PP} = 13.0 \pm 0.25V

| | | | Li | | |
|---------------------------------|---|---------------------------|------|-----------------------|-------|
| Symbol | Parameter | Test Conditions | Min | Max | Units |
| ILI | Input Load Current | $V_{IN} = V_{IL}, V_{IH}$ | | ±10 | μA |
| I _{LI2} ⁽¹⁾ | Input Load Current A13 | $V_{IN} = V_{IL}, V_{IH}$ | | ±100 | μA |
| V _{IL} | Input Low Level | | -0.6 | 0.8 | V |
| V _{IH} | Input High Level | | 2.0 | V _{CC} + 1.0 | V |
| V _{OL} | Output Low Voltage | I _{OL} = 2.1 mA | | 0.4 | V |
| V _{OH} | Output High Voltage | I _{OH} = -400 μA | 2.4 | | V |
| I _{CC2} | V _{CC} Supply Current (Program and Verify) | | | 25 | mA |
| I _{PP2} | OE/V _{PP} Current | $ALE = V_{IH}$ | | 25 | mA |

Note: 1. For address input A13 only.



AC Programming Characteristics

 T_{A} = 25 \pm 5°C, V_{CC} = 6.5 \pm 0.25V, \overline{OE}/V_{PP} = 13.0 \pm 0.25V

| | | | Lin | | |
|------------------|---|---|------|------|-------|
| Symbol | Parameter ⁽¹⁾ | Test Conditions | Min | Max | Units |
| t _{ALE} | Address Latch Enable Width | | 500 | | ns |
| t _{LAS} | Latched Address Setup Time | | 100 | | ns |
| t _{LAH} | Latched Address Hold Time | | 100 | | ns |
| t _{LP} | ALE Low to OE/V _{PP} High Voltage Delay | Input Rise and Fall Times (10% to 90%) 20 ns | 2 | | μs |
| t _{OES} | OE/V _{PP} Setup Time | | 2 | | μs |
| t _{OEH} | OE/V _{PP} Hold Time | | 2 | | μs |
| t _{DS} | Data Setup Time | Input Pulse Levels | 2 | | μs |
| t _{DH} | Data Hold Time | 0.45V to 2.4V | 2 | | μs |
| t _{PW} | ALE Program Pulse Width ⁽²⁾ | Input Timina Reference Level | 47.5 | 52.5 | μs |
| t _{VR} | OE/V _{PP} Recovery Time | Input Timing Reference Level | 2 | | μs |
| t _{VCS} | V _{CC} Setup Time | | 2 | | μs |
| t _{OE} | Data Valid from \overline{OE}/V_{PP} | Output Timing Reference Level 0.8V to 2.0V | | 150 | ns |
| t _{DFP} | $\overline{\text{OE}}/\text{V}_{\text{PP}}$ High to Output Float Delay ⁽³⁾ | 0.00 10 2.00 | 0 | 130 | ns |
| t _{AS} | Address Setup Time | | 2 | | μs |
| t _{AH} | Address Hold Time | | 0 | | μs |
| t _{PRT} | OE/V _{PP} Pulse Rise Time During Programming | | 50 | | ns |

Notes: 1. V_{CC} must be applied simultaneously or before OE/V_{PP} and removed simultaneously or after OE/V_{PP}

2. Program Pulse width tolerance is 50 $\mu \text{sec} \pm 5\%$.

This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven

 see timing diagram.

Atmel's 27C520 Integrated Product Identification Code

| | | Pins | | | | | | | Hex | |
|--------------|----|------|-----|-----|-----|-----|-----|-----|-----|------|
| Codes | A8 | AD7 | AD6 | AD5 | AD4 | AD3 | AD2 | AD1 | AD0 | Data |
| Manufacturer | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1E |
| Device Type | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 9D |





Rapid[™]Programming Algorithm

A 50 μ s ALE pulse width is used to program. The address is set to the first location. V_{CC} is raised to 6.5V and \overline{OE}/V_{PP} is raised to 13.0V. Each address is first programmed with one 50 μ s ALE pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 50 μ s pulses are applied with a verification after each

pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. \overline{OE}/V_{PP} is then lowered to V_{IH} and V_{CC} to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.





Ordering Information

| t _{ACC} (ns) | I _{CC} (mA) Active | Ordering Code | Package | Operation Range |
|-----------------------|--------------------------------|---------------|---------|-----------------|
| 70 | 20 | AT27C520-70SC | 20S | Commercial |
| | | AT27C520-70XC | 20X | (0°C to 70°C) |
| | | AT27C520-70SI | 20S | Industrial |
| | | AT27C520-70XI | 20X | (-40°C to 85°C) |
| 90 | 20 | AT27C520-90SC | 20S | Commercial |
| | | AT27C520-90XC | 20X | (0°C to 70°C) |
| | | AT27C520-90SI | 20S | Industrial |
| | | AT27C520-90XI | 20X | (-40°C to 85°C) |

| Package Type | | | |
|--------------|--|--|--|
| 20S | 20-Lead, 0.300" Wide, Plastic Gull-Wing Small Outline (SOIC) | | |
| 20X | 20-Lead, 0.173" Wide, Thin Shrink Small Outline (TSSOP) | | |





Packaging Information



AT27C520





Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131

TEL (408) 441-0311 FAX (408) 487-2600

Europe

Atmel U.K., Ltd. Coliseum Business Centre Riverside Way Camberley, Surrey GU15 3YL England TEL (44) 1276-686677 FAX (44) 1276-686697

Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon, Hong Kong TEL (852) 27219778 FAX (852) 27221369

Japan

Atmel Japan K.K. Tonetsu Shinkawa Bldg., 9F 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Atmel Colorado Springs

1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759

Atmel Rousset

Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4 42 53 60 00 FAX (33) 4 42 53 60 01

Fax-on-Demand

North America: 1-(800) 292-8635 International: 1-(408) 441-0732

e-mail literature@atmel.com

Web Site http://www.atmel.com

BBS 1-(408) 436-4309

© Atmel Corporation 1998.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's website. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Marks bearing [®] and/or [™] are registered trademarks and trademarks of Atmel Corporation.

Terms and product names in this document may be trademarks of others.

