#### Features

- Fast Read Access Time 55 ns
- Low Power CMOS Operation
  - 100  $\,\mu\text{A}$  Maximum Standby
  - 35 mA Maximum Active at 5 MHz
- JEDEC Standard Packages
  - 40-Lead 600 mil PDIP
  - 44-Lead PLCC
  - 40-Lead TSOP (10 mm X 14 mm)
- Direct Upgrade from 512K bit and 1M bit (AT27C516 and AT27C1024) EPROMs
- 5V  $\pm$  10% Power Supply
- High Reliability CMOS Technology
  2,000V ESD Protection
  - 200 mA Latchup Immunity
- Rapid<sup>™</sup> Programming Algorithm 50  $\mu$ s/word (typical)
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

#### Description

The AT27C2048 is a low-power, high performance 2,097,152-bit one-time programmable read only memory (OTP EPROM) organized 128K by 16 bits. It requires a single 5V power supply in normal read mode operation. Any word can be accessed in less than 55 ns, eliminating the need for speed-reducing WAIT states. The by-16 organization makes this part ideal for high-performance 16 and 32 bit microprocessor systems. *(continued)* 

## **Pin Configurations**

Pin Name	Function
A0 - A16	Addresses
O0 - O15	Outputs
CE	Chip Enable
ŌĒ	Output Enable
PGM	Program
NC	No Connect

Note: Both GND pins must be connected.

#### PLCC Top View

	D 013	D 014	D 015	빙	D VPP	20	200		D A16	D A15	D A14	_
012 07	9	ŝ	4	С	N	-	4	43	42	4	4	T A13
						0					39	
011 🗆 8											38	🗆 A12
010 🗆 9											37	🗆 A11
O9 🗆 1	0										36	🗆 A10
O8 🗆 1	1										35	🗆 A9
GND 🗆 1	2										34	GND 🗆
NC 🗆 1	3										33	□ NC
07 🗆 1	4										32	🗆 A8
O6 🗆 1	5										31	🗆 A7
O5 🗆 1	6										30	🗆 A6
04 🗆 1	7∞	g	20	2	22	ŝ	4	ŝ	9	5	<sub>ღ</sub> 29	🗆 A5
	÷	ñ	Ť.	<u> </u>	<sup>N</sup>	Ĥ	TT -	<u> </u>	-	Ť.	Ť.	1
	8	5	5	8	Ш	ö	AO	A1	A2 [	A3 [	A4 [	
	-	-	-	-	.0	-						

Note: PLCC package pins 1 and 23 are DON'T CONNECT.

PDI	Ρ	Тор	٧	/iew
1		$\overline{\mathbf{U}}$		
VPP 🗆	1	4	0	⊐ vcc
CE 🗆	2	3	9	D PGM
015	3	3	8	A16
014 🗆	4	3	7	🗆 A15
013 🗆	5	3	6	A14
012	6	3	5	A13
011 🗆	7	3	4	A12
O10 🗆	8	3	3	🗆 A11
O9 🗆	9	3	2	A10
08 🗆	10	3	1	A9
GND 🗆	11	3	0	GND
07 🗆	12	2	9	A8
06 🗆	13	2	8	A7
05 🗆	14	2	7	A6
04 🗆	15	2	6	A5
O3 🗆	16	2	5	A4
02 🗆	17	2	4	_ A3
01 🗆	18	2	3	A2
00 🗆	19	2	2	A1
OE 🗆	20	2	1	A0
			- 1	

#### TSOP Top View Type 1

	((	
A9 🗖 1 🔿	))	40 🗖 GND
A10 2		39 🗖 A8
A11 🗖 3		38 🗖 A7
A12 🗖 4		37 🗖 A6
A13 🗖 5		36 🗔 A5
A14 🗖 6		35 🗖 A4
A15 🗖 7		34 🗖 A3
A16 🗖 8		33 🗖 A2
PGM 🗖 9		32 🗖 A1
VCC 10		31 🗖 A0
VPP 🗖 11		30 🗖 OE
CE 🗖 12		29 🗖 00
015 🗖 13		28 🗖 01
014 🗖 14		27 🗖 02
013 🗖 15		26 🗖 03
012 🗖 16		25 🗖 04
011 🗖 17		24 🗖 05
010 🗖 18		23 🗖 06
09 🗖 19		22 🗖 07
08 🗖 20	((	21 🗖 GND



# ÂMEL

2-Megabit (128K x 16) OTP EPROM

# AT27C2048

0632B-A-06/97



#### Description

In read mode, the AT27C2048 typically consumes 15 mA. Standby mode supply current is typically less than 10  $\mu$ A.

The AT27C2048 is available in industry standard JEDEC-approved one-time programmable (OTP) plastic PDIP, PLCC, and TSOP packages. The device features two-line control (CE, OE) to eliminate bus contention in high-speed systems.

With high density 128K word storage capability, the AT27C2048 allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

Atmel's AT27C2048 has additional features that ensure high quality and efficient production use. The Rapid<sup>™</sup> Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 50 µs/word. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

#### **System Considerations**

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1  $\mu$ F high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V<sub>CC</sub> and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7  $\mu$ F bulk electrolytic capacitor should be utilized, again connected between the V<sub>CC</sub> and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

#### **Block Diagram**



#### Absolute Maximum Ratings\*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V <sup>(1)</sup>
Voltage on A9 with Respect to Ground2.0V to +14.0V <sup>(1)</sup>
V <sub>PP</sub> Supply Voltage with Respect to Ground2.0V to +14.0V <sup>(1)</sup>

- \*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- Note: Maximum voltage is -0.6V dc which may undershoot to 2.0V for pulses of less than 20 ns. Maximum output pin voltage is  $V_{CC}$  + 0.75V dc which may overshoot to +7.0V for pulses of less than 20 ns.

#### **Operating Modes**

Mode/Pin	CE	OE	PGM	Ai	V <sub>PP</sub>	Outputs
Read	V <sub>IL</sub>	V <sub>IL</sub>	X <sup>(1)</sup>	Ai	X <sup>(1)</sup>	D <sub>OUT</sub>
Output Disable	Х	V <sub>IH</sub>	Х	Х	Х	High Z
Standby	VIH	Х	Х	Х	X <sup>(5)</sup>	High Z
Rapid Program <sup>(2)</sup>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Ai	$V_{PP}$	D <sub>IN</sub>
PGM Verify	V <sub>IL</sub>	$V_{IL}$	V <sub>IH</sub>	Ai	$V_{PP}$	D <sub>OUT</sub>
PGM Inhibit	VIH	Х	Х	Х	$V_{PP}$	High Z
Product Identification <sup>(4)</sup>	V <sub>IL</sub>	V <sub>IL</sub>	х	$A9 = V_{H}^{(3)}$ $A0 = V_{IH} \text{ or } V_{IL}$ $A1 - A16 = V_{IL}$	V <sub>CC</sub>	Identification Code

Notes: 1. X can be  $V_{IL}$  or  $V_{IH}$ .

- 2. Refer to the Programming characteristics.
- 3.  $V_{H} = 12.0 \pm 0.5 V.$
- Two identifier words may be selected. All Ai inputs are held low (V<sub>IL</sub>), except A9, which is set to V<sub>H</sub>, and A0, which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification word and high (V<sub>IH</sub>) to select the Device Code word.
- 5. Standby  $V_{CC}$  current (I<sub>SB</sub>) is specified with  $V_{PP} = V_{CC}$ .  $V_{CC} > V_{PP}$  will cause a slight increase in I<sub>SB</sub>.



# <u>AÎMEL</u>

#### DC and AC Operating Conditions for Read Operation

			AT27C2048								
		-55	-70	-90	-12	-15					
Operating	Com.	0°C - 70°C									
Temperature (Case)	Ind.	-40°C - 85°C									
V <sub>CC</sub> Power Supply		5V ± 10%	5V ± 10%	5V ± 10%	$5V\pm10\%$	5V ± 10%					

#### **DC and Operating Characteristics for Read Operation**

Symbol	Parameter	Condition	Min	Max	Units
I <sub>LI</sub>	Input Load Current	$V_{IN} = 0V$ to $V_{CC}$		± 1	μA
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = 0V$ to $V_{CC}$		± 5	μA
I <sub>PP1</sub> <sup>(2)</sup>	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	$V_{PP} = V_{CC}$		10	μA
	I <sub>SB</sub> V <sub>CC</sub> <sup>(1)</sup> Standby Current	$\frac{I_{SB1} (CMOS)}{CE} = V_{CC} \pm 0.3V$		100	μA
ISB		$I_{SB2}$ (TTL) CE = 2.0 to V <sub>CC</sub> + 0.5V		1	mA
I <sub>CC</sub>	V <sub>CC</sub> Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA},$ $\overline{CE} = V_{IL}$		35	mA
V <sub>IL</sub>	Input Low Voltage		-0.6	0.8	V
V <sub>IH</sub>	Input High Voltage		2.0	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V

Notes: 1.  $V_{CC}$  must be applied simultaneously or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ 

2.  $V_{PP}$  may be connected directly to  $V_{CC}$ , except during programming. The supply current would then be the sum of  $I_{CC}$  and  $I_{PP}$ 

#### **AC Characteristics for Read Operation**

				AT27C2048									
				55	-	70	-9	90	-*	12	-*	15	
Symbol	Parameter	Condition	Min	Мах	Min	Мах	Min	Max	Min	Мах	Min	Мах	Units
t <sub>ACC</sub> <sup>(3)</sup>	Address to Output Delay	CE = OE = V <sub>IL</sub>		55		70		90		120		150	ns
t <sub>CE</sub> <sup>(2)</sup>	CE to Output Delay	$\overline{OE} = V_{IL}$		55		70		90		120		150	ns
t <sub>OE</sub> <sup>(2)(3)</sup>	OE to Output Delay	$\overline{CE} = V_{IL}$		20		30		35		40		50	ns
t <sub>DF</sub> <sup>(4)(5)</sup>	OE or CE High to Output Float, whichever occurred first			20		20		20		30		35	ns
t <sub>OH</sub> <sup>(4)</sup>	Output Hold from Address, CE or OE, whichever occurred first		7		7		0		0		0		ns

Notes: 1. 2, 3, 4, 5. See the AC Waveforms for Read Operation diagram.

#### AC Waveforms for Read Operation<sup>(1)</sup>



Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.

- 2.  $\overline{OE}$  may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of  $\overline{CE}$  without impact on t<sub>CE</sub>.
- 3.  $\overline{OE}$  may be delayed up to  $t_{ACC}$   $t_{OE}$  after the address is valid without impact on  $t_{ACC}$ .
- 4. This parameter is only sampled and is not 100% tested.
- 5. Output float is defined as the point when data is no longer driven.

#### **Input Test Waveforms and Measurement Levels**

#### **Output Test Load**





#### **Pin Capacitance**

 $(f = 1 \text{ MHz } T = 25^{\circ}\text{C})^{(1)}$ 

	Тур	Мах	Units	Conditions
C <sub>IN</sub>	4	10	pF	$V_{IN} = 0V$
C <sub>OUT</sub>	8	12	pF	V <sub>OUT</sub> = 0V

Note: Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.





## **Programming Waveforms**<sup>(1)</sup>



- Notes: 1. The Input Timing Reference is 0.8V for  $V_{IL}$  and 2.0V for  $V_{IH}.$ 
  - 2.  $t_{OE}$  and  $t_{DFP}$  are characteristics of the device but must be accommodated by the programmer.
  - 3. When programming the AT27C2048, a 0.1  $\mu$ F capacitor is required across V<sub>PP</sub> and ground to suppress spurious voltage transients.

#### **DC Programming Characteristics**

 $T_{A} = 25 \pm 5^{\circ}C, \ V_{CC} = 6.5 \pm 0.25V, \ V_{PP} = 13.0 \pm 0.25V$ 

			Lii	Limits		
Symbol	Parameter	Test Conditions	Min	Max	Units	
ILI	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μA	
V <sub>IL</sub>	Input Low Level		-0.6	0.8	V	
V <sub>IH</sub>	Input High Level		2.0	V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	V	
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V	
I <sub>CC2</sub>	V <sub>CC</sub> Supply Current (Program and Verify)			50	mA	
I <sub>PP2</sub>	V <sub>PP</sub> Supply Current	$\overline{CE} = V_{IL}$		30	mA	
V <sub>ID</sub>	A9 Product Identification Voltage		11.5	12.5	V	

AT27C2048

#### **AC Programming Characteristics**

 $T_{A} = 25 \pm ~5^{\circ}C, ~V_{CC} = 6.5 ~\pm ~0.25V, ~V_{PP} = 13.0 \pm 0.25V$ 

	Test Conditions <sup>(1)</sup>		Lin	nits	
Symbol	Parameter	AC Conditions of Test	Min	Мах	Units
t <sub>AS</sub>	Address Setup Time		2		μs
t <sub>OES</sub>	OE Setup Time	Input Rise and Fall Times	2		μs
t <sub>DS</sub>	Data Setup Time	(10% to 90%) 20ns	2		μs
t <sub>AH</sub>	Address Hold Time	lanut Dulas Lauria	0		μs
t <sub>DH</sub>	Data Hold Time	Input Pulse Levels	2		μs
t <sub>DFP</sub>	OE High to Output Float Delay <sup>(2)</sup>		0	130	ns
t <sub>VPS</sub>	V <sub>PP</sub> Setup Time	Input Timing Reference Level 0.8V to 2.0V	2		μs
t <sub>VCS</sub>	V <sub>CC</sub> Setup Time	0.80 10 2.00	2		μs
t <sub>PW</sub>	PGM Program Pulse Width <sup>(3)</sup>	Output Timing Reference Level	47.5	52.5	μs
t <sub>OE</sub>	Data Valid from OE	0.8V to 2.0V		150	ns
t <sub>PRT</sub>	V <sub>PP</sub> Pulse Rise Time During Programming		50		ns

Notes: 1.  $V_{CC}$  must be applied simultaneously or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ 

2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven —see timing diagram.

3. Program Pulse width tolerance is 50  $\mu \text{sec} \pm 5\%.$ 

#### Atmel's 27C2048 Intergrated Product Identification Code

	Pins						Hex				
Codes	A0	015-08	07	06	05	04	03	02	01	00	Data
Manufacturer	0	0	0	0	0	1	1	1	1	0	001E
Device Type	1	0	1	1	1	1	0	1	1	1	00F7



AT27C2048

#### **Rapid Programming Algorithm**

A 50  $\mu$ s CE pulse width is used to program. The address is set to the first location. V<sub>CC</sub> is raised to 6.5V and V<sub>PP</sub> is raised to 13.0V. Each address is first programmed with one 50  $\mu$ s CE pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a word fails to pass verification, up to 10 successive 50  $\mu$ s pulses are applied with a verification after each pulse. If the word fails to verify after 10 pulses have been applied, the part is considered failed. After the word verifies properly, the next address is selected until all have been checked. V<sub>PP</sub> is then lowered to 5.0V and V<sub>CC</sub> to 5.0V. All words are read again and compared with the original data to determine if the device passes or fails.







# **Ordering Information**

t <sub>ACC</sub>	I <sub>CC</sub>	; (mA)					
(ns)	Active	Standby	Ordering Code	Package	<b>Operation Range</b>		
55	35	0.1	AT27C2048-55JC AT27C2048-55PC AT27C2048-55VC	44J 40P6 40V	Commercial (0°C to 70°C)		
	35	0.1	AT27C2048-55JI AT27C2048-55PI AT27C2048-55VI	44J 40P6 40V	Industrial (-40°C to 85°C)		
70	35	0.1	AT27C2048-70JC AT27C2048-70PC AT27C2048-70VC	44J 40P6 40V	Commercial (0°C to 70°C)		
	35	0.1	AT27C2048-70JI AT27C2048-70PI AT27C2048-70VI	44J 40P6 40V	Industrial (-40°C to 85°C)		
90	35	0.1	AT27C2048-90JC AT27C2048-90PC AT27C2048-90VC	44J 40P6 40V	Commercial (0°C to 70°C)		
	35	0.1	AT27C2048-90JI AT27C2048-90PI AT27C2048-90VI	44J 40P6 40V	Industrial (-40°C to 85°C)		
120	35	0.1	AT27C2048-12JC AT27C2048-12PC AT27C2048-12VC	44J 40P6 40V	Commercial (0°C to 70°C)		
	35	0.1	AT27C2048-12JI AT27C2048-12PI AT27C2048-12VI	44J 40P6 40V	Industrial (-40°C to 85°C)		
150	35	0.1	AT27C2048-15JC AT27C2048-15PC AT27C2048-15VC	44J 40P6 40V	Commercial (0°C to 70°C)		
	35	0.1	AT27C2048-15JI AT27C2048-15PI AT27C2048-15VI	44J 40P6 40V	Industrial (-40°C to 85°C)		

Package Type				
44J	44 Lead, Plastic J-Leaded Chip Carrier (PLCC)			
40P6	40 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)			
40V	40 Lead, Plastic Thin Small Outline Package (TSOP) 10 x 14 mm			



This datasheet has been downloaded from:

www.DatasheetCatalog.com

Datasheets for electronic components.