


HCT651 OCTAL BUS TRANSCEIVER/REGISTER (3-STATE, INV.) HCT652 OCTAL BUS TRANSCEIVER/REGISTER (3-STATE)

- HIGH SPEED
 $f_{MAX} = 60 \text{ MHz (TYP.) AT } V_{CC} = 5\text{V}$
- COMPATIBLE WITH TTL OUTPUTS
 $V_{IH} = 2 \text{ V (MIN.) AT } V_{IL} = 0.8\text{V (MAX)}$
- LOW POWER DISSIPATION
 $I_{CC} = 4 \mu\text{A (MAX) AT } T_A = 25^\circ\text{C}$
- OUTPUT DRIVE CAPABILITY
 15 LSTTL LOADS
- SYMMETRICAL OUTPUT IMPEDANCE
 $|I_{OH}| = I_{OL} = 6 \text{ mA (min.)}$
- BALANCED PROPAGATION DELAYS
 $t_{PLH} = t_{PHL}$
- PIN AND FUNCTION COMPATIBLE
 WITH 54/74LS651/652

DESCRIPTION

M74HCT651/652 are high speed CMOS OCTAL BUS TRANSCEIVERS AND REGISTERS (3-STATE), fabricated in silicon gate CMOS technology. They have the same high speed performance of LSTTL combined with true CMOS low power consumption. These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal storage registers. Enable GAB and GBA are provided to control the transceiver functions. Select AB and Select BA control pins are provided to select whether real-time or stored data is transferred. A low input level selects real-time data, and a high selects stored data. Data on the A or B bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock pins (CLOCK AB or CLOCK BA) regardless of the select or enable control pins. When select AB and select BA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling GAB and GBA. In this configuration each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state. All inputs are equipped with protection circuits against static discharge and transient excess voltage. This integrated circuit has input and output characteristics that are fully compatible with 54/74 LSTTL logic families. M54/74HCT devices are designed to directly interface HSCMOS systems with TTL and NMOS components. They are also plug in replacements for LSTTL devices giving a reduction of power consumption.




B1R
(Plastic Package)




M1R
(Micro Package)

ORDER CODES :
 M74HCXXXM1R M74HCXXXB1R


PIN CONNECTIONS (top view)



INPUT AND OUTPUT EQUIVALENT CIRCUIT




LOGIC DIAGRAM (HCT651)











Note : In case of 74HCT652 output inverter marked * at A bus and B bus are eliminated.

TIMING CHART



TRUTH TABLE

HCT652 (The truth table for HCT651 is the same as this, but with the outputs inverted)

GAB	GBA	CAB	CBA	SAB	SBA	A	B	FUNCTION
L	H					INPUTS	INPUTS	Both the A bus and the B bus are inputs
		X	X	X	X	Z	Z	The output functions of the A and B bus are disabled
				X	X	INPUTS	INPUTS	Both the A and B bus are used for inputs to the internal flip-flops. Data at the bus will be stored on low to high transition of the clock inputs
L	L					OUTPUTS	INPUTS	The A bus are outputs and the B bus are inputs
		X*	X	X	L	L	L	The data at the B bus are displayed at the A bus
						H	H	
		X*		X	L	L	L	The data at the B bus are displayed at the A bus. The data of the B bus are stored to the internal flip-flop on low to high transition of the clock pulse
						H	H	
		X*	X	X	H	Qn	X	The data stored to the internal flip-flop are displayed at the A bus
		X*		X	H	L	L	The data at the B bus are stored to the internal flip-flop on low to high transition of the clock pulse. The states of the internal flip-flops output directly to the A bus
						H	H	
H	H					INPUTS	OUTPUTS	The A bus are inputs and the B bus are outputs
		X	X*	L	X	L	L	The data at the A bus are displayed at the B bus
						H	H	
			X*	L	X	L	L	The data at the A bus are displayed at the B bus. The data of the A bus are stored to the internal flip-flop on low to high transition of the clock pulse
						H	H	
		X	X*	H	X	X	Qn	The data stored to the internal flip-flops are displayed at the B bus
			X*	H	X	L	L	The data at the A bus are stored to the internal flip-flop on low to high transition of the clock pulse. The states of the internal flip-flops output directly to the B bus
						H	H	
H	L					OUTPUTS	OUTPUTS	Both the A bus and the B bus are outputs
		X	X	H	H	Qn	Qn	The data stored to the internal flip-flops are displayed at the A and B bus respectively
				H	H	Qn	Qn	The output at the A bus are displayed at the B bus, the output at the B bus are displayed at the A bus respectively

X : DON'T CARE

Z : HIGH IMPEDANCE


Qn : THE DATA STORED TO THE INTERNAL FLIP-FLOPS BY MOST RECENT LOW TO HIGH TRANSITION OF THE CLOCK INPUTS

* : THE DATA AT THE A AND B BUS WILL BE STORED TO THE INTERNAL FLIP-FLOPS ON EVERY LOW TO HIGH TRANSITION OF THE CLOCK INPUTS

PIN DESCRIPTION

PIN No	SYMBOL	NAME AND FUNCTION
1	CLOCK AB	A to B Clock Input (LOW to HIGH, Edge-Triggered)
2	SELECT AB	Select A to B Source Input
3	GAB	Direction Control Input
4, 5, 6, 7, 8, 9, 10, 11	A1 to A8	A data Inputs/Outputs
20, 19, 18, 17, 16, 15, 14, 13	B1 to B8	B Data Inputs/Outputs
21	GBA	Output Enable Input (Active LOW)
22	SELECT BA	Select B to A Source Input
23	CLOCK BA	B to A Clock Input (LOW to HIGH, Edge-Triggered)
12	GND	Ground (0V)
24	V _{CC}	Positive Supply Voltage

IEC LOGIC SYMBOLS



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	-0.5 to +7	V
V_I	DC Input Voltage	-0.5 to $V_{CC} + 0.5$	V
V_O	DC Output Voltage	-0.5 to $V_{CC} + 0.5$	V
I_{IK}	DC Input Diode Current	± 20	mA
I_{OK}	DC Output Diode Current	± 20	mA
I_O	DC Output Source Sink Current Per Output Pin	± 35	mA
I_{CC} or I_{GND}	DC V_{CC} or Ground Current	± 70	mA
P_D	Power Dissipation	500 (*)	mW
T_{stg}	Storage Temperature	-65 to +150	°C
T_L	Lead Temperature (10 sec)	300	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	4.5 to 5.5	V
V_I	Input Voltage	0 to V_{CC}	V
V_O	Output Voltage	0 to V_{CC}	V
T_{op}	Operating Temperature:	-40 to +85	°C
t_r, t_f	Input Rise and Fall Time ($V_{CC} = 4.5$ to $5.5V$)	0 to 500	ns

DC SPECIFICATIONS

Symbol	Parameter	Test Conditions				Value				Unit
		V _{CC} (V)		T _A = 25 °C			-40 to 85 °C			
				Min.	Typ.	Max.	Min.	Max.		
V _{IH}	High Level Input Voltage	4.5 to 5.5		2.0			2.0		V	
V _{IL}	Low Level Input Voltage	4.5 to 5.5				0.8		0.8	V	
V _{OH}	High Level Output Voltage	4.5	V _I = V _{IH} or V _{IL}	I _O =-20 μA I _O =-6.0 mA	4.4 4.18	4.5 4.31	4.4 4.13		V	
V _{OL}	Low Level Output Voltage		V _I = V _{IH} or V _{IL}	I _O = 20 μA I _O = 6.0 mA		0.0 0.17	0.1 0.26	0.1 0.33		V
I _I	Input Leakage Current (*)	5.5	V _I = V _{CC} or GND				±0.1	±1	μA	
I _{OZ}	3 State Output Off State Current	5.5	V _I = V _{CC} or GND				±0.5	±5.0	μA	
I _{CC}	Quiescent Supply Current	5.5	V _I = V _{CC} or GND				1	10	μA	
ΔI _{CC}	Additional worst case supply current	5.5	Per Input pin V _I = 0.5V or V _I = 2.4V Other Inputs at V _{CC} or GND				2.0	2.9	mA	

(*) : Applicable only to GAB, GB̄A, CAB, CBA, SAB, SBA input


AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 6$ ns)

Symbol	Parameter	Test Conditions			Value					Unit
		V _{CC} (V)	C _L (pF)		T _A = 25 °C			-40 to 85 °C		
					Min.	Typ.	Max.	Min.	Max.	
t _{TLH} t _{THL}	Output Transition Time	4.5	50			7	12		15	ns
t _{PLH} t _{PHL}	Propagation Delay Time (BUS - BUS)	4.5	50			20	30		38	ns
		4.5	150			25	38		48	ns
t _{PLH} t _{PHL}	Propagation Delay Time (CLOCK - BUS)	4.5	50			29	44		55	ns
		4.5	150			34	52		65	ns
t _{PLH} t _{PHL}	Propagation Delay Time (SELECT - BUS)	4.5	50			24	34		43	ns
		4.5	150			29	42		53	ns
t _{PZL} t _{PZH}	3-State Output Enable Time (GAB, GBA - BUS)	4.5	50	R _L = 1 KΩ		22	33		41	ns
		4.5	150	R _L = 1 KΩ		27	41		51	ns
t _{PLZ} t _{PHZ}	Output Disable Time (GAB, GBA - BUS)	4.5	50	R _L = 1 KΩ		24	35		44	ns
f _{MAX}	Maximum Clock Frequency	4.5	50		31	55		25		MHz
t _{W(H)} t _{W(L)}	Minimum Clock Pulse Width	4.5	50			8	15		19	ns
t _s	Minimum Set-up Time	4.5	50			3	10		13	ns
t _h	Minimum Hold Time	4.5	50				5		5	ns
C _{IN}	Input Capacitance					5	10		10	pF
C _{IO}	Bus Terminal Capacitance					13				pF
C _{PD} (*)	Power Dissipation Capacitance		for HCT651 for HCT652			38 39				pF


(*) C_{PD} is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. $I_{CC(opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8$ (per Channel)

968


WAVEFORM 2




WAVEFORM 5



GAB = "L"


$$\overrightarrow{GBA} = "H"$$
$$\overline{\text{GBA}} = \text{"H"}$$

TEST WAVEFORM I_{CC} (Opr.)

INPUT TRANSITION TIME IS THE SAME AS THAT IN CASE OF SWITCHING CHARACTERISTICS TEST.