

FSK Demodulator/Tone Decoder

GENERAL DESCRIPTION

TYB XR-2211 is a monolithic phase-locked loop (PLL) system especially &igned for data communications applications. It is particularly suited for FSK modem applications. It operates over a wide supply voltage range of 4.5 to 20V and a wide frequency range of 0.01 Hz to 300kHz. It can accommodate analog signals between 2mV and 3V, and can interface with conventional DTL, TTL, and ECL logié families. The circuit consists of a basic PLL for tracking an input signal within the pass band, a quadrature phase detector which provides carrier detection, and an FSK vol* comparator which provides FSK demodulation. External components are used to independently set center frequency, bandwidth, and output delay. An internal voltage reference proportional to the power supply provides raionometric operation for low system performance variations with power supply changes.

The XR-2211 is available in 14 pin DIP ceramic or plastic packages specified for commercial or military temperature ranges.


FEATURES

Wide Frequency Range	0.01 Hz to 300kHz
WWe Supply Voltage Range	4.5V to 20V
HCMOS/TTULogic Compatibility	
FSK Demodulation, wit! Carrier Detection	
Wide Dynamic Range	2mV to 3V rms
Adjustable Tracking Range ($\pm 1\%$ to 80%)	
Excellent Temp. Stability	20 ppmPC, typ.

APPUCATIONS

FSK Demodulaüon
Data Synchronization
Tone Decoding

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Power Supply	20V
Input Signal Level	3V rms
Power Dissipaion	900mW
Package	750mW
Derate Above TA = +25°C	8mW/OC
Plastic Package	800mW
Derate Above TA = +25°C	60mW/OC
JEDEC SO	390mW

ORDERING INFORMATION

Part Number	Package	Operating Temperature
-------------	---------	-----------------------

XR-2211

FM Detection

XR-2211M Ceramic

-55°C to +125°C

Carrier Detection

XR-2211CN Ceramic

0°C to +70°C

XR-2211CP Plastic

0°C to +70°C

XR-2211N Ceramic

-4000 to +850C

XR-2211P Plastic

to +85°C

XR-2211D JEDEC SO-14

0°C to +70°C

Derate Above TA = +25°C 5mWPC

3422618 0005535 090 —EXR

T-75-07-07

ELECTRICAL CHARACTERISTICS

Test Conditions: 12V, TA = +25°C. Ro = 30KQ, co = 0.033gF.

PARAMETER	21112211M			XR-2211C			UNITS	CONDITIONS
	MIN	TYP	MAX	MIN	TYP	MAX		
GENERAL								
Supply Voltage	4.5		20	4.5		20	mA	10kQ. See Fig. 4
Supply Current		4	7		5	9		
OSCILLATOR SECTION								
Frequency Accuracy	100	11	13		11		pprn/OC	Deviation R₁ = 10 from fo 1/RoCo • See Figure 8. IV. See Fig. 7.
Frequency Stability					120			
Temperature		120	150		0.05			
Power Supply		0.05	0.5		0.2			
Upper Frequency Limit I-Nest Practical		0.2						
Operating Frequency	300			0.01		kHz	5±0.5V. See Fig. 7. Ro 8.2kQ, CO 400*	
Timing Resistor, Ro			0.01				Ro = 2MQ, CO 50pF See Fig. 5.	
Operating Range								
Recommended Range 1	5		2000	5		2000	kQ	See Figs. 7 and 8.
	15			5		100		
LOOP PHASE DETECTOR SECTION								
Peak Current	1150	1200	1300	100	*200 ±21	±300	PA V	Measured at Pin 11.
Output Offset								
Current								
Input Impedance	14	1			±5			Referenced to Pin 10.
Maximum Swing				14				

ADRATURE PHASE DETECTOR								Measured at Pin 3.
Peak Output Current	100	150						
Output Impedance		1			1			
Maximum Swing		11			11		V _{pp}	
INPUT PREAMP SECTION								at Pin 2.
Input Impedance								
Input Signal								
Voltage Required								
Cause Limiting							rms	
VOLTAGE COMPARATOR SECTION								
Input Impedance		2			2		nA	Measured at Pins 3 and 8.
Input Bias Current		100			100		dB	
Voltage Gain	55	70			55			RL-5.1kn
Output Voltage Low a-					70			3mA
Input Leakage Current		0.01			0.01			vo=20V
INTERNAL REFERENCE								
Voltage Level a-	4.9	5.3	5.7	4.75	5.3	5.85		Wasured at Pin 10.
Input Impedance		100			100			AC Small Signal
Maximum Source Current		80			80		Q PA	

*These parameters, although guaranteed over the recommended operating conditions, are not 100% tested in production.

D ■ 342261A0005536 —EXR

XR-2211

T-75-07-07

SYSTEM DESCRIPTION

The output of the phase detector produces sum and difference frequencies of the input and the VCO (internally connected). When in lock, these frequencies are $f_{IN} + f_{VCO}$ (2 times f_{IN} when in lock) and $f_{IN} - f_{VCO}$ (OHZ when lock). By adding a capacitor to tie phase detector the 2 times f_{IN} component is reduced, leaving a DC voltage that represents the phase difference between the two frequencies. This closes the loop and allows the VCO to track the input frequency.

The other sections of the XR-2211 act to: determine if the VCO is driven above or below the center frequency (FSK

comparator); produced both active high and active low outputs to indicate when the main PLL is in lock (quadrature phase detector and lock detector comparator).

PRINCIPLES OF OPERATION

Signal Input (Pin 2): Signal is ac coupled to this terminal. The internal impedance at Pin 2 is 20KΩ. Recommended input signal level is in the range of 10mV rms to 3V ms.

Quadrature Phase Detector Output (Pin 3): This is the high impedance output of quadrature phase detector and is internally connected to tie input of lock detect voltage comparator. In tone detection applications, Pin 3 is

XR-2211

connected to ground through a parallel combination of RD and CD (see Figure 2) to eliminate the chatter at lock detect outputs. If the tone detect section is not used, Pin 3 can be left open circuited.

Lock Detect Output, Q (Pin 5): The output at Pin 5 is at "high" state when the PLL is out of lock and goes to "low" or conducting state when the PLL is locked. It is an open collector type and requires a pull-up resistor, RL, to V+ for proper operation. At "low" state, it can sink up to 5mA of load current.

Lock Detect Complement, Q (Pin 6): The output at Pin 6 is the logic complement of the lock detect output at Pin 5. This output is also an open collector type stage which can sink 5mA of load current at low or "on" state.

FSK Data Output (Pin 7): This output is an open collector logic stage which requires a pull-up resistor, R', to V+ for proper operation. It can sink 5mA of load current. When decoding FSK signals, FSK data output is at "high" or "off" state for low input frequency, and at "low" or "on" state for high input frequency. If no input signal is present, the logic state at Pin 7 is indeterminate,


FSK Comparator Input (Pin 8): This is the high impedance input to the FSK voltage comparator. Normally, an FSK post-detection or data filter is connected between this terminal and the PLL phase detector output (Pin 11). This data filter is formed by RF and CF of Figure 2. The threshold voltage of the comparator is set by the internal reference voltage, VR, available at Pin 10.

Figure 1. Functional Block Diagram of a Tone and FSK Decoding System Using XR-2211

Reference Voltage, VR (Pin 10): This pin is internally biased at the reference voltage level, $V_A: V_R = V + /2 - 650mV$. The dc voltage level at this pin forms an internal reference for the voltage levels at Pins 5, 8, 11 and 12. Pin 10 must be bypassed to ground with a 0.1 μF capacitor for proper operation of the circuit.

Loop Phase Detector Output (Pin 11): This terminal provides a high impedance output for the loop phase detector. The PLL loop filter is formed by RI and CI connected to Pin 11 (see Figure. 2). With no input signal, or with no phase error within the PLL, the dc level at Pin 11 is very nearly equal to VR. The peak voltage swing available at the phase detector is equal to $\pm V_R$.

D ■ 342261800OSS3? 963 ■ E






Figure 2. Generalized Circuit Connection for FSK and Tone Detection

VCO Control Input (Pin 12): VCO free-running frequency is determined by external timing resistor, R_o connected from this terminal to ground. The VCO free-running frequency, f_o , is:

$$f_o = \frac{1}{R_o C_o} \text{ Hz}$$

where C_o is the timing capacitor across Pins 13 and 14. For optimum temperature stability, R_o must be in the range of 10KΩ to 100KΩ (see Figure 8).

This terminal is a low impedance point, and is internally

biased at a dc level equal to V_A . The maximum timing current drawn from Pin 12 must be limited to 3mA for proper operation of the circuit.

VCO Timing Capacitor (Pins 13 and 14): VCO

frequency is inversely proportional to the external

timing capacitor, C_o , connected across these terminals (see Figure 5). C_o must be nonpolar, and in the range

at known mark and space frequencies. By adjusting the VCO can then be tuned to obtain a 50% duty cycle on the FSK output (pin 7). This will ensure that the VCO f_o value is accurately referenced to the mark and space frequencies.

DESIGN EQUATIONS

(See Figure 2 for definition of components.)

1. VCO Center Frequency, $f_o = 1/R_o C_o$ Hz
2. Internal Reference Voltage, V_R (measured at Pin 10):

$$V_R = V_A + 2.650 \text{ mV}$$

Loop Low-Pass Filter Time Constant,

$$\tau_L = R_L C_L$$

3. Loop Damping, G :

$$\Delta f/f_o = R_O/R_I$$


$$\Delta f/f_o = R_O/R_I$$

6. FSK Data Filter Time Constant, C_F :

$$\tau_F = R_F C_F$$

7. Loop Phase Detector Conversion Gain, K_ϕ : (K_ϕ is the differential dc voltage across Pins 10 and 11, per unit of phase error at phase detector input):

$$K_\phi = 0.2 V_R / \tau_L \text{ volts/radian}$$



XR-2211

of 200pF to IV.

VCO Frequency Adjustment: VCO can be fine-tuned

by connecting a potentiometer, Rx, in series with Ro at Pin 12 (see Figure 9).

VCO Free-Running Frequency, fo: XR-2211 does not have a separate VCO output terminal. Instead, the

VCO outputs are internally connected to the phase detector sections of the circuit. For set-up or adjustment purposes, the VCO free-running frequency can be used by using the generalized circuit in Figure 2, and applying an alternating bit pattern of 0's and 1's

8. VCO Conversion gain, Ko: (Ko is the amount of change in VCO frequency, per unit of dc voltage change at Pin 1 1):

$$K_o = -INRCO_RI \text{ Hz/volt}$$

9. Total Loop Gain, KT:

$$KT = 21tK_oK_o / 4/coRI \text{ rad/seuvolt}$$

10. Peak Phase Detector Current IA:

$$IA = (\text{volts})/25mA$$

D ■ 3422618 0005538g TT —EXR

XR-2211

T-75-07-07

APPLICATIONS INFORMATION

FSK Decoding

Figure 9 shows the basic circuit connection for FSK decoding. With reference to Figures 2 and 9, the functions of external components are defined as follows: Ro and Co set the PLL center frequency, RI sets the system bandwidth, and CI sets the loop filter time constant and the loop damping factor. CF and RF form a one-pole post-detection filter for the FSK data output. The resistor RB (≥ 510KΩ) from Pin 7 to Pin 8 introduces positive feedback across the FSK comparator to facilitate rapid transition between output logic states. Recommended component values for some of the most commonly used FSK bands are given in Table 1.

Design Instructions:

The circuit of Figure 9 can be tailored for any FSK decoding application by the choice of five key circuit components: Ro, RI, Co, CI and CF. For a given set of FSK mark and space frequencies, f1 and f2, these parameters can be calculated as follows:

- a) Calculate PLL center frequency, fo:

$$f_o = \frac{f_1 + f_2}{2}$$

- b) Choose value of timing resistor Ro, to be in the range of 10KΩ to 100KΩ. This choice is arbitrary. The recommended value is Ro = 20KΩ. The final value of Ro is normally fine-tuned with the series potentiometer, Rx.

- c) Calculate value of Co from design equation (1) or from Figure 6:

$$C_o = 1/R_o f_o$$

- d) Calculate RI to give a Δf equal to the mark space deviation:

$$R_I = R_o [f_o / (f_1 - f_2)]$$

- e) Calculate CI to set loop damping. (See design equation No. 4):

Normally, — 1/2 is recommended.


Then: for 1/2

- f) The input to the XR-2211 may sometimes be too sensitive to noise conditions on the input line.

Figure 3 illustrates a method of de-sensitizing the XR-2211 from such noisy line conditions by the use of a resistor, R_x , connected from pin 2 to ground. The value of R_x is chosen by the equation and from the desired minimum signal threshold level.

VIN V+ * 2.8 mV
(PEAR)

Figure 3. Desensitizing Input Stage



g) Calculate Data Filter Capacitance, C_F :

For $R_F = 100K\Omega$, $R_B = 51K\Omega$, the recommended value of C_F is:



$C_F = 3 / (\text{Baud Rate}) \text{ PF}$

Note: All calculated component values except R_o can be rounded to the nearest standard value, and R_o can be varied to fine-tune center frequency, through a series potentiometer, R_x . (See Figure 9.)

D3422618 0005539736 •EXR

T-75-07-07

XR-2211



iiiiihii

to 12

SUPRY VOLTAGE. V. (vocrs)

Figure 4. Typical Supply Current vs V_+ (Logic Outputs Open Circuited)




Figure 5. VCO Frequency vs Timing Resistor

Figure 6. VCO Frequency vs Timing Capacitor




Figure 7. Typical f_0 vs Power Supply Characteristics




Figure 8. Typical Center Frequency Drift vs Temperature

Figure 7. Typical f_0 vs Power Supply Characteristics

to (HE)

Temperature

D ■ 3422618000ssqo^l-ISB —EXR

XR-2211

XR-2211

T-75-07-07




Figure 9. Circuit Connection for FSK Decoding of Caller Identification Signals (Bell 202 Format)

Design Example:

1200 Baud FSK demodulator with mark space frequencies of 1200/2200Hz:

step 1: Calculate fo: $f_o = (1200 + 2200) (1/2) = 1700\text{Hz}$

Step 2: Choose Ro 26.7KQ (20KQ fixed resistor in series with 10KQ potentiometer)

Step 3: Calculate Co from design equation 1: yielding $c_o = 0.022\text{gF}$ step 4: Calculate RI: $R_I = R_o (1700/1000) 45\text{KQ}$

step 5: Calculate CI: $C_I = \frac{C_o}{4} = 0.055\mu\text{F} \approx 0.01\text{gf}$

Note: All values except Ro can be rounded to nearest standard value.

Table 1. Recommended Component Values for Commonly Used FSK Bands. (See Circuit or Figure 10.)

300 Baud = 1070 Hz	$c_o = 0.039\text{gF}$
-----------------------	------------------------

1270 Hz
300 Baud fl
= 2025 Hz f2
= 2225 Hz

Caller I.D. Rec'v
(1200 Baud)
1 = 1200 Hz
2 = 2200 Hz

= 0.01gF $C_F = 0.005\text{gF}$
 $R_I =$ $R_o = 18\text{KQ}$
 $c_o = 0.022\text{gF}$
= 0.0047pF $C_F = 0.005\text{gF}$
 $R_I = 200\text{KQ}$ $R_o = 18\text{KQ}$
 $c_o = 0.022\text{pF}$
 $C_I = 0.01\text{gF}$
 $R_I 45\text{KQ}$
= 0.0022pF
 $R_O = 26.7\text{KQ}$
 $C_D = 0.1\text{pF}$
470KQ

FSK Decoding with Carrier Detect

The lock detect section of XR-2211 can be used as a carrier detect option, for FSK decoding. The recommended circuit connection for this application is shown in Figure 10. The open collector lock detect output, Pin 6, is shorted to data output (Pin 7). Thus, data output will be disabled at "low" state, until there is a carrier within the detection band of the PLL and the Pin 6 output goes "high," to enable the data output.




Figure 10. External Connectors for FSK Demodulation with Carrier Detect Capability.

Note: Data Output is "Low" When No Carrier is Present.

The minimum value of the lock detect filter capacitance CD is inversely proportional to the capture range, $\pm\Delta f_c$. This is the range of incoming frequencies over which the loop can

loop filter time constant and the loop damping factor. RL1 and RL2 are fre respective pull-up resistors for the Q and Q logic outputs.

Design Instructions:

The circuit of Figure 11 can be optimized for any tone detection application by the choice of the 5 key circuit: components: Ro, RI, Co, CI and CD. For a given input, the tone frequency, fs, these parameters are calculated as follows:

a) Choose R_o to be in the range of 15K Ω to 100K Ω . This choice is arbitrary.

b) Calculate C_0 to set center frequency, f_0 equal to f_s (see Figure 6): $C_0 = 1/R_{ofs}$.

c) Calculate RI to set bandwidth (see design equation No. 5):

T-75-27-07

TYPE

is present within the detection band of the PLL, the logic state at these outputs become reversed for the duration of tie input tone. Each logic output can sink 5mA of load current.

bandwidth covers the frequency range of $f_0 \pm M$.

d) Calculate value of CI for a given loop damping

factor;

$$Cl = co/16 \text{ G2}$$

Normally $1/2$ is optimum for most tone detector applications, giving $CI = 0.25 Co$.


Increasing CI improves the out-of-band signal rejection, but increases the PLL capture ime.

e) Calculate value of filter capacitor C_D . To avoid chatter at the logic output, with $R_D = 470\text{K}\Omega$, C_D must be:

CD(PF) (16/capture range in Hz)

Increasing CD slows down the logic output response time.

Design Examples:



Both logic outputs at Pins 5 and 6 are open collector type stages, and require external pull-up resistors RLI and RL2, as shown in Figure 11.

With reference to Figures 2 and 11, the functions of the external circuit components can be explained as follows: R_o and C_o set VCO center frequency; R_I sets the detection bandwidth; C_I sets the low pass-

XR-2211

Tone detector with a detection band of $1\text{kHz} \pm 20\text{Hz}$:

- Choose $R_o = 20\text{K}\Omega$ (18K Ω in series with 5K Ω potentiometer).
- Choose C_o for $f_o = 1\text{kHz}$ (from Figure 6): $C_o = 0.05\mu\text{F}$.
- Calculate R_i : $R_i = (R_o) (1000/20) = 1\text{M}\Omega$.
- Calculate: for $G = 1/2$, $C_i = 0.25$, $C_o = 0.013\mu\text{F}$
- Calculate C_o : $C_D = 16/38 = 0.42\mu\text{F}$.
- Fine-tune center frequency with 5K Ω potentiometer,


Detection

XR-2211 can be used as a linear FM detector for a wide range of analog communications and telemetry applications. The recommended circuit connection for this application is shown in Figure 12. The demodulated output is taken from the loop phase detector output (Pin 11), through a postdetection filter made up of R_F and C_F , and an external buffer amplifier. This buffer amplifier is necessary because of the high impedance output at Pin 11. Normally, a noninverting unity gain op amp can be used as a buffer amplifier, as shown in Figure 12.

XR-2211

XR-2211

T-75-27-07 per unit of FM deviation can be given as:



$$V_{OUT} = R_i V_R / I_{OO} R_o \text{ Volts/\% deviation}$$


where V_R is the internal reference voltage ($V_R = V + /2 = 650\text{mV}$). For the choice of external components R_i , R_o , C_D , C_i and C_F , see section on design equations.

EQUIVALENT SCHEMATIC DIAGRAM

Figure 12. Linear FM Detector Using XR-2211 and an External Op Amp.

(See Section on Design Equation for Component Values.)

The FM detector gain, i.e., the output voltage change



¹Lock
OUTPUTS DETECT