# T-7S-27-07

## FSK Demodulator/Tone Decoder

### GENERAL DESCRIPTION

TYB XR-2211 is a monolihic phase-locked loop (PLL) system especially & signed for data communications applications. It is particularly suited for FSK modem applications. It operates over a wide supply voltage range of 4.5 to 20V and a wide frequency range of 0.01 Hz to 300kHz. It can accommodate analog signals between 2mV and 3V, and can interface with conventional DTL, TTL, and ECL logié families. The circuit consists of a basic PLL for tracking an input signal within the pass band, a quadrature phase detector which provides carrier detection, and an FSK vol\* comparator which provides FSK demodulation. External components are used to independently set center frequency, bandwidth, and output delay. An internal voltage reference proportional to the power supply provides raionometric operation for low system performance variations with power supply changes.

The XR-2211 is available in 14 pin DIP ceramic or plastic packages specified for commercial or military temperature ranges.


### **FEATURES**

Wide Frequency Range	0.01 Hz to 300kHz
WWe Supply Voltage Ran	ge 4.5V to 20V
HCMOS/TTULogic Compatibi	ility
FSK Demodulation, wit! Carrier	Detection
Wide Dynamic Range	2mV to 3V rms
Adjustable Tracking Range (±1%	6 to 80%)
Excellent Temp. Stability	20 ppmPC, typ.

### APPUCATIONS

FSK Demodulaüon Data Synchronization Tone Decoding

#### FUNCTIONAL BLOCK DIAGRAM



#### ABSOLUTE MAXIMUM RATINGS

Power Supply			20V
Input Signal Level Dissipaion 900m Package750mW	3V W	rms	Power Ceramic
Derate Above TA = +25% Plastic Package .Derate Above TA = +25% JEDEC SO	-		.8mW/OC 800mW 60mW/OC 390mW
JEDEC 30			3501100

#### ORDERING INFORMATION

Part Number Package Operating Temperature

FM Detection

Carrier Detection

XR-2211M	Ceramic	-55°C to +125°C
XR-2211CN	Ceramic	O° C to +70°C
XR-2211CP	. Plastic	O <sup>o</sup> C to +70 <sup>o</sup> C
XR-2211N	Ceramic	-4000 to +850C
XR-2211P	Plastic	to +85°C
XR-2211D	JEDEC SO-14	O <sup>o</sup> C to +70 <sup>o</sup> C
De	rate Above TA = +2	25ºC5mWPC

## 34226180005535090 — EXR

T-75-07-07

## ELECTRICAL CHARACTERISTICS

Test Conditions: 12V, TA =  $+25^{\circ}$ C. Ro = 30KQ, co = 0.033gF.

	2:	1112211	М	>	(R-2211	C			
PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	CONDITIONS	
GENERAL	<b>I</b>							· · · · ·	
Supply Voltage	4.5		20	4.5		20			
Supply Curreent		4	7		5	9.	mA	10kQ. See Fig. 4	
OSCILLATOR SECTION									
Frequency Accuracy		11	13		11			Deviation	
Frequency Stabiliy		-			120			RI= 1/2 from fo 1/RoCo	
Temperature	-	120			0.05			<ul> <li>See Figure 8.</li> </ul>	
Power Supply		0.05	150		0.05		pprn/0C	IV. See Fig. 7.	
Upper Frequeng Limit I-		0.2	0.5		0.2				
Nest Practical	100	300						5±0.5V. See Fig. 7.	
Operaing Frequenq <sup>t</sup>	100				0.01		kHz	Ro 8.2kQ, CO 400*	
Timing Resistor, Ro			0.01					Ro = 2MQ, CO 50pF See	
Operating Range	_		2000					Fig. 5.	
Recommended Range 1	5		2000	5		2000			
	15			5		100	kQ,	See Figs. 7 and 8.	
LOOP PHASE DETECTOR SECT	ION								
Peak Output	1150	1200	1300	1	*200	±300		Measured at Pin 11.	
Current a:tput				100	<b>±2</b> 1				
Offset Current Q.nput Impedance	14	1			±5		PA	Referenced to Pin 10.	
Maximum Swing	14			14			v		

ADRATURE PHASE DETECT	OR							Measured at Pin 3.
Peak Output Current	100	150						
OuVut Imped		1			. 1			
Maximum Swing		11			11		V pp	
INPUT PREAMP SECTION		L		L	L			at Pin 2.
Input Impedance								
Input Signal	-				•			
Voltage Required								
Cause Limiting								
							rms	
VOLTAGE COMPARATOR SEC	TION							
Input Impedance		2			2		nA	Measured at Pins 3 and 8.
Input Bias Current		2 100			2 100		nA dB	
Input Bias Current Voltage Gain	55	_			_			RL-5.1kn
nput Bias Current Voltage Gain Output Voltage Low a-	55	100 70			100			RL-5.1kn 3mA
Input Bias Current Voltage Gain	55	100			100 55 70			RL-5.1kn
nput Bias Current Voltage Gain Output Voltage Low a-	55	100 70			100 55			RL-5.1kn 3mA
nput Bias Current Voltage Gain Output Voltage Low a-	55	100 70			100 55 70			RL-5.1kn 3mA
Input Bias Current Voltage Gain Output Voltage Low a- Itput Leakage Current INTERNAL REFERENCE Voltage Level a-	4.9	100 70	5.7	4.75	100 55 70	5.85		RL-5.1kn 3mA
Input Bias Current Voltage Gain Output Voltage Low a- Itput Leakage Current INTERNAL REFERENCE Voltage Level a- Itput Impedance	-	100 70 0.01	5.7	4.75	100 55 70 0.01	5.85		RL-5.1kn 3mA vo=20V Wasured at Pin 10.
Input Bias Current Voltage Gain Output Voltage Low a- Itput Leakage Current INTERNAL REFERENCE Voltage Level a-	-	100 70 0.01 5.3	5.7	4.75	100 55 70 0.01 5.3	5.85		RL-5.1kn 3mA vo=20V

These parameters, although guaranteed over the recommended operating conditions, are r D

**34226180005536** 

-EXR

## XR-2211

T-75-07-07

### SYSTEM DESCRIPTION

The output of he phase detector produces sum and difference frequencies of the input and the VCO (internally connected). When in lock, ttese frequendes are fIN + fvco (2 times fIN when in lock) and fIN — fvco (OHZ when lock). By adding a capacitor to tie phase detector the 2 imes flN component is reduced, leaving a DC voltage that represents the phase difference between the two frequencies. This closes the loop and allows the VCO to track the input frequency.

The other sections of the XR-2211 act to: determine if the VCO is driven above or below the center frequency (FSK comparator); produced both active high and active low outputs to indicate when the main PLL is in lock (guadrature phase detector and lock detector comparator).

## PRINCIPLES OF OPERATION

Signal Input (Pin 2): Signal is ac coupled to this terminal. The internal impedance at Pin 2 is 20KQ. Recommended input signal level is in the range of 10mV rms to 3V ms.

Quadrature Phase Detector Output (Pin 3): This is the high impedance output of quadrature phase detector and js internally connected to tie input of lock detect voltage comparator. In tone detection applications, Pin 3 is


connected to ground through a parallel combination of RD and CD (see Figure 2) to eliminate the chatter at lock detect outputs. It the tone detect section is not used, Pin 3 can be left open circuited.

Lock Detect Output, Q (Pin 5): The output at Pin 5 is at 'high" state when the PLL is out of lock and goes to **"low"**or conducting state when he PLL is locked. It is an open collector type and requires a puil-up resistor, RL, to V+ for proper operation. At "low" state, it can sink up to 5mA of load current.

Lock Detect Complement, Q (Pin 6): The output at Pin 6 is he logic complement of fre lock detect **output** at Pin 5. This output is also an open collector type **stage** which can sink 5mA of load current at low or "on" state.

FSK Data Output (Pin 7): This output is an open collector logic stage which requires a pull-up resistor, R', to V+ for proper operation. It nn sink 5mA of load current. When decoding FSK signals, FSK data output is at "high" or "off" state for low input frequency, and at "bw" or "on\* state for high input frequency. If no input signal is present, the logic state at Pin 7 is in&terminate,

FSK Comparator Input (Pin 8): This is the high impedance input to the FSK voltage comparator. Normally, an FSK post-detection or data filter is connected between this terminal and the PLL phase detector output (Pin 11). This data filter is formed by RF and CF of Figure 2. The threshold voltage of the comparator is set by tie intemal reference voltage, VR, available at Pin 10.



## Figure 1. Functional Block Diagram of a Tone end FSK Decoding System Using XR-2211

Reference Voltage, VR (Pin 10): This pin is internally biased at he reference voltage level, VA: VR = V + /2 - 650mV. The dc voltage level at this pin forms an internal reference for the voltage levels at Pins 5, 8, 11 and 12. Pin 10 must be bypassed to ground with a O. 1 BF capacitor for proper operation of fre circuit.


Loop Phase Detector Output (Pin 11): This terminal provi±s a high impedance output for the loop phase detector. The PLL loop filter is formed by RI and Cl connected to Pin 11 (see Figure. 2). With no input signal, or with no phase error within the PLL, the **d** level at Pin 11 is very nearly equal to VR. The peak voltage swing available at the phase etector is equal to ±VR.

## **3422618**000SS3? 963**E**

D

## T-75-07-07

со



at known mark and space frequencies. By adjusting the VCO can hen be Wned to obtain a 50% **du**cycle on he FSK output (pin 7). This wil ensure that **the**VCO fo value is accurately referenced to tie mark and space frequer•Os.

## DESIGN EQUATIONS

3. t:

T-RICI

(See Figure 2 for definiton of components.). I. VCO Center Frequency, fo: **fo=** 1/Roco

Internal Reference Voltage, VR (rneasured at Pin 10):

Loop Low-Pass Filter Time Constant,

**V**= -V+/2 650mV

Figure 2. Gneralized Circuit Connection for FSK and Tone Detection

### VCO Control Input (Pin 12): VCO free-running 4.

frequency is determined by extemal timing resistor, Ror connected from this terminal to ground. The VCO freetunning frequency, fo, is:



where Co is the timing capacitor across Pins 13 and 14. For optimum temperature stabiliy, Ro must be in the ranp of 10KQ to 100KQ see FWre 8).

This terminal is a low impedance point, and is internally

biased at a dc level equal to VA. Tt•e maximum timing curra't drawn from Pin 12 must be limited to s 3mA for proper opera60n of he circuit.

## VCO Tlming Capacitor (Pins 13 and 14): VCO

frequency is inversely proportional to the external

iming capacitor, Co, connected across these terminals (see Figure 5). Co must be nonpolar, and in the range

- Loop Damping. G: connected from this
- Loop Tracking Bandwidth, ±åf/fo:

-	,	BANDWID	G	
-	te	-+-	24	-
-	-			_
n.	11	-	12	-

- FSK Data Filter Time Constant, CF:
   **r** = RFCF
- 7. Loop Phase Detector Conversion Gain, Kø: (Kø is

the differential dc voltage across Pins 10 and 1 1,

per unit of phase error at phase detector input):

Kø = 02VR/1t volts/radian

of 200pF to IV.

VCO Frequency Adjustment: VCO can be fine-tuned

by connecöng a potentiometer, Rx, in series witl Ro at Pin 12 (see Figure 9).

VCO Free-Running Frequency, fo: XR-2211 not have a separate VCO output terminal. Instead, the VCO outputs are internally connected to the phase detector sections of the circuit. For set-up or adjustment purposes, he VCO free-running frequency can be uned by using he generalized circuit in Figure 2, and applying an alternating bit pattern of o's and I's

 VCO Conversion gain, Ko: (Ko is the amount of change in VCO frequency, per unit of dc voltage change at Pin 1 1):

Ko = -INRCoRI Hz/volt

9. Total Loop Gain, KT:

KT 21tKøKo 4/coRl rad/seuvolt

10. Peak Phase Detector Current IA: IA = (volts)/25mA

🔳 3422618 0005538g TT — EXR

T-75-07-07

XR-2211

APPLICATIONS INFORMATION

### FSK Decoding

Figure 9 shows the basic circuit connecüon for FSK decoding. With reference to Figures 2 and 9, the functions of external components are defined as follows: Ro and Co set be PLL center frequenq, RI sets the system bandNidth, and CI sets he loop filter ime constant and tie loop damping factor. CF and RF form a one-pole post-detection filter for the FSK data **output**. The resistor RB (z 510KQ) from Pin 7 to Pin 8 introduces positive feedback across the FSK comparator to fadlitate rapid tansition beween output logic states. Recommended component values for some of the most commonly used FSK bands are given in Table 1.

### **Design Instructions:**

The circuit of Figure 9 can be tailored for any FSK decoding applicaöon by the choice of five key circuit components: Ro, RI, Co, Cl and CF. For a given set of FSK mark and space frequencies, fl and f2, these parameters can be calculated as follows:

a) Calculate PLL center frequency, fo:

$$f_0 = \frac{f_1 + f_2}{2}$$

- b) Choose value of timing resistor Ro, to be in the range of 10KQ to IOOKQ. This choice is arbitrary. The recommended value is Ro = 20KQ. The final value of Ro is normally fine-tuned with the series potentiometer, Rx.
- C) Calculate value of Co from design equation (1) or from Figure 6:

co = 1/R0f0

D

d) Calculate RI to give a Af equal to fre mark space deviation:

 $R_1 = R_0[f_0/(f_1 - f_2)]$ 

e) Calculate CI to set loop damping. (See design equation No.4.):

Normally, -1/2 is recommen&d.

Then: for 1/2

f) The input to the XR-221 1 may sometimes be to sensitive to noise conditions on the input line. Figure 3 illustrates a metiOd of de-sensitizing the XR-2211 from such noisy line conditions by the use of a resistor, Rx, connected from pin 2 to ground. The value of Rx is chosen by the eqaation and frte desired minimum signal threshold level.






Figure 3. Desensitizing Input Stage

g) Calculate Data Filter Capacitance, CF:


For RF = IOOKQ, RB = 51 OKQ, the recommended value of CF is:


CF 3/(Baud Rate) PF

Note: All calculated component values except Ro can be roun&d to the nearest standard value, and Ro can be varied to fine-tune center frequency, through a series potentiometer, Rx. (See Figure 9.).

## D3422618 0005539736 •EXR

T-75-07-07











Figure 5. VCO Frequency vs Timing Resistor

Flgure 6. VCO Frequencyvs Timing Capacitor



- 500

- 50

MO RA

.

-25

Figure 8. Typical Center FrequencyDrift vs (VOLTS) Figure 7. Typical fo vs Power Supply Characteristics

25

50

TEWERATURECC)

10 K

125

100

V+ = 12 V

R1 = 10 Ro = 1 kHz fo

75

to (HE)






Figure 9. Circuit Connection for FSK Decoding of Caller Identification Signals (Bell 202 Format) Design Example:

1200 Baud FSK demodulator with mark space frequencies of 1200/2200Hz:

step 1: Calculate fo: fo (1200 + 2200) (1/2) = 1700Hz

Step 2: Choose Ro 26.7KQ (20KQ fixed resistor in series with 10KQ potentiometer)

Step 3: Calculate Co from design equation 1: yielding co = 0.022gF step 4: Calculate RI: RI = Ro (1700/1000) 45KQ

step 5: Calculate CI: = 20/4 = 0.055µF≈0.01gf

Note: All values except Ro can be rounded to nearest standard value.

### Table 1. Recommended Component Values for

Commonly Used FSK Bands. (See Circuit or Figure 10.)

300 Baud	co = 0.039gF
= 1070 Hz	

1270 Hz 300 Baud fl = 2025 Hz f2 = 2225 Hz Caller I.D. Rec'v	
(1200 Baud) 1 = 1200 Hz 2 = 2200 Hz	co = 0.022pF Cl = 0.01gF = RI 45KQ 0.0022pF RO = 26 7KQ CD =0.IPF 470KQ

XR-2211

T-75-07-07

### FSK Decoding with Carrier Detect

The lock detect section of XR-2211 can be used as a carrier detect option, for FSK decoding. The recommended drcuit connection for this application is shown in Figure 10. The open collector lock detect output, Pin 6, is shorted to data output (Pin 7). Thus, data output will be disabled at "low" state, until there is a carrier within fre detection band of the PLL and the Pin 6 output goes "high," to enable the data output.




Figure 10. External Connectors for FSK Demodulation with Carrier Detect Capability.

Note: Data Output is "Low" When No Carrier is Present.

The minimum value of the lock detect filter capacitance CD is inversely proportional to the capture range, ±Afc. This is the range of incoming frequencies over which tie loop can

acquire lock and is always less than the tracking range. It is further limited by Cl. For most applications, Afc > Af/2. For RD = 470KQ, the approximate minimum value of CD can be determined by:

CD (BF) 2 16/capture range in Hz.

With values of CD that are too small, chatter can be observed on the lock detect output as an incoming signal frequency approaches the capture bandwidth. Excessively large values of CD will slow the response time of the lock detect output. For Caller I.D. applications choose CD = O. 1 BF.

#### Tone Detection

Figure 11 shows the generalized circuit connection for tone detection. The logic outputs. Q and Q at Pins 5 and 6 are normally at "high" and "low" logic states, respectively. When a tone

is present within the detection band of the PLL, the logic state at these outputs become reversed for the duration of tie input tone. Each logic output can sink 5mA of load current.




Figure 11. Circuit Connection for Tone Detection

Both logic outputs at Pins 5 and 6 are open collector type stages, and require external pull-up resistors RLI and RL2, as shown in Figure 11.

With reference to Figures 2 and I I, the funcions of the external circuit components can be explained as follows: Ro and Co set VCO center frequency; RI sets the detection bandwidth; CI sets the low passloop filter time constant and the loop damping factor. RLI and RL2 are fre respective pull-up resistors for the Q and Q logic outputs.

**Design Instructions:** 

The circuit of Figure 11 can be optimized for any tone detection application by the choice of the 5 key circuit: components: Ro, RI, Co, Cl and CD. For a given input, the tone frequency, fs, these parameters are calculated as follows:

- a) Choose Ro to be in he range of 15KQ to IOOKQ. This choice is arbitrary.
- b) Calculate Co to set center frequency, fo equal to fs (see Figure 6): Co = 1/Rofs.
- c) Calculate RI to set bandwidth (see design equation No. 5):

T-75-27-07

Ro(fo/åf)

Note: TYE

étection

bandwidh covers he frequency range of fo  $\pm$  M. .

d) Calculate value of Cl for a given loop damping

factor;

Cl = co/16 G2

Normally 1/2 is optimum for most tone detector applications, giving CI = 0.25 Co.

Increasing CI improves the out-of-band signal rejection, but increases the PLL capture ime.

 e) Calculate value of filter capacitor CD. To avoid chatter at the logic output, with RD = 470KQ, CD must be:

CD(PF) (16/capture range in Hz)

Increasing CD slows down the logic output response  $\hfill \hfill \hfil$ 

Design Examples:

D

## <u>XR-2211</u>

Tone detector with a étection band of 1kHz ± 20Hz:

- a) Choose Ro = 20KQ (18KQ in series with 5KQ potentiometer).
- b) Choose Co for fo = 1kHz (from Figure 6): Co = 0.05gF.
- c) Calculate RI : RI = (Ro) (1000/20) = IMO.-
- d) Calculate : for G 1/2, Cl = 0.25, co = 0.013gF
- e) Calculate co: CD 16/38 = 0.42pF...
- f) Fine-tune center frequency with 5KQ potenüometer,

Detection

XR-2211 can be used as a linear FM detector for a wide range of analog communications and telemetry applications. The recommen&d circuit connection for this application is shown in Figure 12. The demodulated output is taken from the loop phase étector output (Pin 1 1), through a postotection filter made up of RF and CF, and an external buffer amplifier. This buffer amplifier is necessary because of the high impedance output at Pin 11. Normally, a noninverting unity gain op amp can be used as a buffer amplifier, as shown in Figure 12.


Linear

FM .

## ooossqæ 220 – EXR

## XR-2211

T-75-27-07 per unit of FM deviation can be given as:




VOUT = RI VR/IOO Ro Volts/% deviation

where VR is the internal reference voltage (VR = V + /2 - 650mV). For the choice of external components RI, Roj CD, Cl and CF, see section on design equations.

EQUIVALENT SCHEMATIC DIAGRAM

DEMOD. OUTPUT

Figure 12. Linear FM Detector Using XR-2211 and an External Op Amp. (See Section an Design Equation for Component Values.) The FM detector gain, i.e., the output voltage change



OUTPUTSDETECT